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Abstract
Chunhui PAN
Study on Design Technique of High Resolution ADC Using
Dynamic Analog Components
The digital signal processing is performed widely on the computer system and com-
munication system. Benefit from digital circuits are robust and can be realized by
extremely small and simple structures, the fast, and very complex accurate systems
can be implemented. As time goes by, the speed and density of digital integrated
circuits is increasing, the dominance of digital system in almost all areas of commu-
nications system and consumer products is increasingly obvious. However, humans
live in the physical world of analog signals, the data converters are needed to inter-
face with the digital signal processing (DSP) system. As the speed and capability of
DSP cores increases, the speed and accuracy of the converters associated with DSP
have to increases, which led to unprecedented challenges.
Low voltage, high signal-to-noise and distortion ratio (SNDR) ADC analog-to-digital
converters (ADCs) are widely used in the mixed-signal system on chip (SoC) in the
fields of the wireless sensor network such as human body information measurement,
environmental information monitor, interactive multimedia system, consumer de-
vice and industrial applications. In recent years, with the feature size of CMOS
(Complementary Metal Oxide Semiconductor) devices scaled down, the increasing
speed of devices has enabled the ADCs to achieve several tens of MS/s to low GS/s
sampling rates. However, the degradation of the transistor is influencing the perfor-
mance of the integrated circuit, such as the increase of threshold-voltage mismatch,
and the reduction of the intrinsic gain. Moreover, the dynamic range of analog signal
iv
is limited by the low supply voltage. Due to the degradation of the analog circuit lin-
earity, the realization of the high-gain amplifier and high-resolution ADC is difficult.
In order to achieve the high energy efficiency of ADC.
In this thesis, the design technique of delta sigma modulator using dynamic analog
components is proposed to improve the performance of AD convertor. The dynamic
amplifier (ring amplifier) is used to realize the integrator in the proposed delta sigma
modulator. Benefit from the bias circuit not requited in the dynamic amplifier, the
energy efficiency of delta sigma modulator can be improved. The SAR quantizer
with dynamic comparator is used to realize the internal multi-bit quantizer, which
not only can relax the slew-rate requirement on the amplifier in the integrator, but
also can maintain the high energy efficiency for delta sigma modulator. Moreover,
several techniques are proposed for enhance the performance of delta sigma mod-
ulator using dynamic analog component. The passive adder embedded noise cou-
pling (NC) SAR quantizer is proposed to realize the summation of analog signals,
and the quantization error feedback (It can feed the shaped the quantizer noise to the
loop filter without the active amplifier) which achieve an addition 1st-order noise
shaping without the extra integrator. As a result, a 3rd-order noise coupled delta
sigma modulator is realized by two integrators using dynamic amplifier and the
proposed noise coupling SAR quantizer, it achieved the greater bandwidth and the
better performance (eg. better FOMW and FOMS). Furthermore, a novel implemen-
tation of complex integrator circuit is proposed to improve the energy efficiency and
to reduce the circuit area of quadrature bandpass delta sigma modulator. The digi-
tized noise coupling SAR quantizer is used to realize high order noise shaping and
image rejection for the quadrature bandpass delta sigma modulator. By applying
the above proposed techniques, a 6th-order QBPDSM with 2nd-order image rejec-
tion is realized by two dynamic analog components based complex integrators and
the digital domain noise coupling SAR quantizer embedded by passive adder, which
achieved the better performance.
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Introduction
1.1 Background
The digital signal processing techniques is performed widely on the computer sys-
tems and communication systems. Benefit from digital circuits are robust and can be
realized by extremely small and simple structures, the fast, and very complex accu-
rate systems can be implemented. As time goes by, the speed and density of digital
integrated circuits is increasing, the dominance of digital system in almost all areas
of communications system and consumer products is increasingly obvious. How-
ever, humans live in the physical world of analog signals, the analog-to-digital data
converters (ADCs) are required to interface with the digital signal processing (DSP)
system. As the speed and capability of DSP cores increases, the speed and accuracy
of the converters associated with DSP have to increases, which led to unprecedented
challenges. The performance of ADC is often limited by the available device tech-
nology. While recent designs may benefit from scaled device geometries and higher
bandwidth, there is a loss in dynamic range and sampling linearity due to reduced
supply voltages and available swing.
In recent years, low voltage, high signal-to-noise and distortion ratio (SNDR) ADC
analog-to-digital converters are widely used in the mixed-signal system on chip
(SoC) in the fields of the wireless sensor network such as human body informa-
tion measurement, environmental information monitor, interactive multimedia sys-
tem, consumer device and industrial applications. With the feature size of CMOS
(Complementary Metal Oxide Semiconductor) devices scaled down, the increasing
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speed of devices has enabled the ADCs to achieve several tens of MS/s to low GS/s
sampling rates. However, the degradation of the transistor is influencing the per-
formance of integrated circuits, such as the increase of threshold-voltage mismatch,
and the reduction of the intrinsic gain. Besides, the dynamic range of analog signal
is limited by low supply voltage. Due to the linearity of analog circuit deteriorate,
the realization of the high-gain amplifier and high-resolution ADC is difficult. The
effects of technology scaling made that to implement accurate, efficient amplifiers is
increasingly difficult under the low supply voltage, and the intrinsic properties of
transistors were quite different from that of the large size transistor [1].
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FIGURE 1.3: Energy efficiency of ADC
In order to solve the each scaling challenge, a lot of techniques are proposed as gain
enhancement of amplifier, output swing enhancement techniques and many highly
effective digital correction. But, the ability of these techniques to deliver favourable
amplifier scaling characteristics in actual fabricated designs does not achieve the
expectation. As shown in Fig. 1.1 and Fig. 1.2, the ADC performance surveys con-
ducted in [2] and[3] show that the high-resolution ADCs implemented in nanoscale
CMOS is very few, and its energy efficiency is declining gradually. The Walden FOM
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(FOMW) [4] is the respective energy/conversion-step value, it is defined as:
FOMW =
P
2× BW × 2SNDR−1.76/6.02 [J/conv.− step], (1.1)
where, P is the power consumption of AD convertor, BW is the band width of signal.
The Schreier FOM (FOMS) is the figure of merit that assumes that the ADC power is
set by thermal noise, and hence quadruples per 6dB in precision. Schreier originally
defined this FOM using DR [5] as:
FOMS = DR + 10× log10(BW/P) [dB], (1.2)
where, DR is the dynamic rang of AD convertor. but it has become common to also
account for distortion, i.e.
FOMS = SNDR + 10× log10( fsnyq/2/P) [dB], (1.3)
where, fsnyq is defined as fsnyq = Sampling-Rate(FS)/Oversampling-rate(OSR) (it is
given by 2FS/OSR for a complex delta-sigma modulator), it equal to the double BW.
(e.g. [6]). It is clear from the energy plot shown in Fig. 1.3 that FOMS is a better
metric for high-resolution designs. Because, the amplification is used for almost
all high resolution ADC circuits, these observations reflect the effect of operation
amplifier scaling challenges on the performance of the system level. By contrast, the
low and medium resolution ADC architectures which do not use operating amplifier
such as SAR (Successive Approximation Register) ADCs can deliver the transistor
scaling characteristics very well. SAR ADCs are well known as an energy efficiency
architecture for low power, low and medium speed, medium resolution applications
[7], [8]. Because the resolution of SAR ADC depends on the accuracy of capacitor
matching and the offset of comparator, it is difficult to realize a high resolution SAR
ADC in nanoscale CMOS technology. For medium-to-high speed applications, the
flash ADC and pipelined ADC have been the popular architectures.
In the most case which the operating amplifier is used, the transistor scaling char-
acteristics can not be delivered favourably, since the operation amplifier ill-suited
fundamentally to scaling is included in the underlying circuits of ADC. the high
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performance operating amplifier in nanoscale technology may be realized by em-
ploying the additional techniques, but the ability to scale at the same pace as digital
performance improvements can not be achieved. A truly scalable amplifier must be
consist of the circuit components which include the characteristics of scaled CMOS.
The technology scaling is deliberately designed to favor the time domain world of
high-speed digital, thus the scalable analog techniques will likely be found by using
the same method as well. In order to fully exploit the abilities of a transistor, the bias-
ing and small signal properties of the device must be viewed as highly coupled, time
dependent variables which can be applied as feedback to each other with respect to
time [1]. The ring amplification technique is proposed for solving the above prob-
lem. The ring amplifier is a small modular amplifier derived from a ring oscillator
which naturally embodies all the essential elements of scalability. The ring amplifier
not only can realize the amplification with rail-to-rail output swing, but also can effi-
ciently charge for the large capacitive loads by using slew-based charging. The ring
amplifier is simple enough to be quickly constructed from only capacitors, switches
consist of transistors and inverters in series and according to process trends it can be
scale well in performance.
On the other hand, since the delta sigma AD modulator reduces the quantization
noise in the desired signal band by oversampling and noise shaping technique, it is a
digital rich architecture, and it is suitable to realize the high SNDR ADC in nanome-
ter CMOS technology as shown in Fig 1.4 and 1.5. Normally, high SNDR modulator
is realized by the techniques of high-order noise-shaping and/or higher OSR (Over
Sampling Ratio). However, high OSR needs high speed operation and increases the
total power consumption of the modulator. High-order noise-shaping needs sev-
eral numbers of integrators with power hungry amplifier. Several techniques have
been proposed to improve the SNDR and reduce the power consumption of the
delta sigma AD modulator. The feed-forward structure is a preferred architecture
for delta sigma AD modulator to tolerate the distortion of the internal amplifier [9].
Moreover, the feed-forward structure can also reduce the output swing of the inte-
grator, which can relax the linearity requirements on the amplifier in the integrator,
and hence to reduce the power consumption of the delta sigma modulator. Multi-bit
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quantizer can also be chosen to relax the slew-rate requirement on the amplifier to re-
duce the power of the modulator [5]. Error feedback technique (noise coupling) also
has been proposed to aggressive the noise shaping characteristic of the delta sigma
AD modulator [10]. However, in nano CMOS technology, that it is difficult to real-
ize a high gain, low distortion, wide band-width amplifier lead to the non-linearity
of the amplifier. The variation of the noise transfer function coefficient caused by
the non-linearity of the amplifier weakens the delta sigma modulator’s ability for
suppressing the in-band quantization noise, thus, the performance of delta sigma
modulator is not affected.
1.2 Objectives
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FIGURE 1.6: Implementation of integrator using ring amplifier
In order to achieve the maximum power-efficiency of ADC, the use of the dynamic
amplifier (eg. logic inverter or ring amplifier) instead of OTA (Operational Transcon-
ductance Amplifier) has been proposed and results in dynamic-analog-components-
based Nyquist ADC [11], [12]. Ring amplification is a concept, it can be realized by
the variety of architectures and design choices. One such implementation is shown
in Fig. 1.6 which embodies the key features of ring amplification. However, there
are a lot of implementation approaches available, each with their own pros and cons
in terms of operation speed, accuracy, and energy efficiency. Fundamentally, the
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ring amplifier is a ring oscillator which is split into two separate signal paths by a
resistor or capacitor. A different offset is embedded into each signal path in order
to create a range of input values for which neither output transistor nor of Fig. 1.6
(MP3 and MN3) will fully conduct. If this non-conduction "dead-zone" is sufficiently
large, the ring amplifier will operate by slewing-to, stabilizing, and then locking into
the dead-zone region. When placed in the feedback structure which is a example
switched capacitor integrator of Fig. 1.6, this charging and settling behavior results
in the stabilized waveforms.
the basic characteristics of ring amplifier will be discussed as following, the capacitor
CC shown in Fig. 1.6 is used to cancel the difference between the integrator virtual-
node sampling reference and the trip-point of the first stage inverter. It ensures that
the ideal settled value is independent of the actual inverter threshold. Namely, the
generation of operating point depend on the capacitor, rather than the bias current
as the traditional amplifier. The input-referred value of offset voltage is negligibly
small. The dead-zone of the ring amplifier in Fig. 1.6 is embedded prior to the sec-
ond stage inverters by storing a voltage offset across resistor. Any value for within
the dead-zone region is a viable steady-state solution for the ring amplifier, and the
input-referred value of the dead-zone will determine the overall accuracy of the am-
plifier for most practical cases. In other words, the error voltage Verror at when the
amplifier has stabilized and locked will be
Verror ≤ VDZ/Aamp, (1.4)
where, VDZ is the dead-zone region, Aamp is the final settled small-signal gain of
the first stage inverter, and finite gain effects of the latter stages are ignored. It is
worth briefly noting that there are many additional options for both where and how
to embed the dead-zone offset into the ring amplifier, and for different target accu-
racies and design applications it may be useful to consider additional possibilities
and their respective advantages and disadvantages. The ring amplifier has several
characteristic which is different from the traditional amplifier. The embedding re-
sistor allows to accurately and linearly set the dead-zone offset value. Its stability
is gained by embedding the offset prior to the second stage inverters, rather than
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the first or third stage. Due to the accuracy limitations imposed by equation 1.4, the
input-referred dead-zone value of a few millivolts or less is supposed to achieve the
high performance amplification. For medium accuracy ring amplifiers, embedding
the dead-zone offsets immediately after the first gain stage will create input-referred
dead-zone sizes small enough to achieve desired accuracies while still keeping the
embedded offset large enough to easily tune with a simple voltage reference.
Although, the ring amplifier has above superiority, the behaviour of ring amplifier
is different from that of the traditional amplifier, the ring amplifier requires to gen-
erate the operating point by performing the reset operation before the amplification.
Since the output of ring amplifier is disabled in the process of the reset, the load
capacitance must be unconnected to the output of the ring amplifier in the reset op-
eration. Furthermore, since SAR quantizer is used as an internal quantizer in the
delta sigma modulator, unlike flash ADC, SAR quantizer requires an extra phase
for the signal sampling. Because of the above two factors, the clock timing design
of delta sigma modulator using SAR quantizer and ring amplifier is more difficult
than that of the delta sigma modulator using traditional amplifier and flash ADC.
In this paper, several design technique is proposed for improving the performance
of delta sigma modulator using dynamic analog components. The ring amplifier is
used for realizing the integrator in the proposed delta sigma modulator. The foible
of ring amplifier can be avoided by using the proposed design technique. Benefit
from the ring amplifier has the favourable linearity, the in-band noise of the delta
sigma modulator can be adequately suppressed. The bias circuit not requited in the
ring amplifier, not only the power consumption can be reduced, the energy efficiency
of delta sigma modulator can also be improved. Moreover, in the proposed design
technique of delta sigma modulator, the SAR quantizer with dynamic comparator is
used to realized the internal multi-bit quantizer, which not only can relax the slew-
rate requirement on the amplifier but also can improve the energy efficiency of the
delta sigma modulator.
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FIGURE 1.7: Construction of this dissertation
1.3 Construction
The construction of this dissertation is shown in Fig. 1.7. It is structured as the fol-
lowing: In the chapter 2, The discussion in this section is an introduction to the the-
ory of the delta sigma modulator. The oversampling technique, noise shaping tech-
nique and the basic architectures of delta sigma modulators are discussed. More-
over, the theoretical performance represented by signal to quantization-noise ratio
(SQNR) of the high order delta sigma modulator with multi-bit internal quantizer
are summarized.
In the chapter 3, a 2nd-order delta sigma modulator using dynamic analog compo-
nent is proposed to improve the energy efficiency. The proposed delta sigma mod-
ulator is realized by the integrator using the ring amplifier and the passive-adder
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embedded multi-bit SAR quantizer. Because the operating point of ring amplifier is
generated by the reset operation dynamically, the current bias circuit is not required.
The passive-adder embedded multi-bit SAR quantizer using dynamic comparator
not only realizes the multi-bit quantization, but also realizes an adder for the sum-
mation of analog signal without active analog component, since the high energy
efficiency can be maintained. Moreover, for conforming the noise characteristic of
the dynamic analog components, the noise models of dynamic amplifier (ring am-
plifier) and dynamic comparator are created, and these noise analysis are carried
out. For demonstrating the proposed techniques, the proof-of-concept prototype of
proposed delta sigma modulator using dynamic analog components is designed and
fabricated in TSMC 90nm 1P9M CMOS technology. Measurement results show the
feasibility of the proposed delta sigma modulator.
In the chapter 4, the drawback of the proposed delta sigma modulator using dy-
namic analog components in the chapter 3 is discussed. In order to ensure the ring
amplifier’s reset time and that the output operation of the ring amplifier and the
sampling operation of asynchronous SAR quantizer are performed at the same time,
the 4 operation phases are required for once AD conversion, which limited the oper-
ation speed of proposed delta sigma modulator using dynamic analog components.
4 factors need to be guaranteed when designing the delta sigma modulator using
ring amplifier and SAR quantizer are summarized for For improving the perfor-
mance of proposed 2nd-order delta sigma modulator using dynamic analog compo-
nents. Moreover, the 2nd-order delta sigma modulator using dynamic analog com-
ponents with simplified operation phase is proposed. The improved delta sigma
modulator has been designed and fabricated in 90 nm CMOS technology. Benefit
from the reduction of the number of the delta sigma modulator operation phase, the
speed of delta sigma modulator is improved. Measurement results show the feasi-
bility of the improved delta sigma modulator using dynamic analog components.
In the chapter 5, a 3rd-order delta sigma modulator using ring amplifier and noise
shaping SAR quantizer is proposed for enhancing the performance of the delta sigma
modulator using dynamic analog components. A novel noise shaping SAR quan-
tizer without active components realized in analog domain is proposed to extend
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the order of the delta sigma modulator (the signal band width can be extend at the
same sampling rate). The proposed passive adder embedded noise shaping SAR
quantizer not only can realize the summation of analog signals without the active
amplifier, Because a passive adder is embedded to the proposed noise shaping SAR
quantizer, the summation of analog signals in front of input port of the internal
quantizer can be realized without power hungry amplifier. And, it can also feed
the shaped quantizer noise to the loop filter of the delta sigma modulator, which
achieve an addition 1st-order noise shaping without the extra integrator. More-
over, the pseudo differential ring amplifier with modified common feedback cir-
cuit (CMFB) is proposed to improve the common-mode rejection ratio (CMRR). The
proposed the modified CMFB circuit does not include capacitors in series, hence, it
can directly feed the common mode signal from the output port of the ring ampli-
fier’s core to the input port of the ring amplifier’s core for obtaining the maximum
CMRR. As a result, the 3rd-order noise coupled delta sigma modulator is realized by
two integrators with ring amplifier and the proposed noise shaping SAR quantizer,
it achieved the greater bandwidth and the better performance (eg. better FOMW
and FOMS) than that of proposed 2nd-order delta sigma modulator using dynamic
analog component in previous work. The SPICE simulation results demonstrate the
feasibility of the proposed delta sigma modulator in 90 nm CMOS technology.
In the chapter 6, a 6th-order complex quadrature delta sigma modulator (QBPDSM)
with 2nd-order image rejection using dynamic amplifier and noise coupling (NC)
SAR quantizer embedded by passive adder is proposed for the application of wire-
less communication system. A novel implementation of complex integrator circuit
is proposed for improving the energy efficiency and reducing the circuit area of
QBPDSM. The dynamic amplifier instead of the operational transconductance am-
plifier (OTA) is used to achieve the maximum power-efficiency of the operating am-
plifier in the complex integrator circuit. The proposed complex integrator circuit
requires fewer operation phases than the conventional complex integrator for once
References 13
complex integration operation, hence the energy efficiency can be improved. Fur-
thermore, the proposed complex integrator circuit use less capacitance than the con-
ventional complex integrator, which can reduce the circuit area of QBPDSM. More-
over, the digitized NC SAR quantizer is used for realizing high order noise shap-
ing and image rejection for maintaining the high energy efficiency. In the proposed
6th-order QBPDSM, two complex integrators consist of ring amplifiers are used to
realize the 2nd-order noise shaping, the passive adder embedded NC SAR quantizer
is used to realize the summation of analog signal, quantization, noise shaping and
image rejection. SPICE simulation results including the thermal noise and the flicker
noise have been done to verify the effectiveness of the proposed architecture and to
confirm the performance of the modulator.
In the chapter 7, the conclusion of this dissertation is described.
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Chapter 2
Theory of Delta Sigma Modulator
2.1 Preface
The discussion in this section is an introduction to the theory of the delta sigma
modulator. The oversampling and noise shaping techniques well be discussed. The
basic architectures of delta sigma modulators will be presented.
2.1.1 Oversampling
ADC DSP
Amplifier
Analog Domain
Analog input
Filter
Sensor or Antenna
Interface circuit
(Continuous-time)
Process circuit
(Discrete-time)
Digital Domain
FIGURE 2.1: A typical DSP system with interface circuit.
Figure 2.1 shows a typical DSP system that consist of interface circuit and digital
signal process circuit. The interface circuit includes the sensor circuit or antenna,
amplifier, analog filter and ADC. As shown, the analog input signal is magnified
and filtered firstly, then, it is input to ADC and transformed to a digital data stream.
The digital data stream is processed by the DSP circuit. Usually, the ADC can be clas-
sified into two main categories, the Nyquist-rate ADC and oversampled ADC. The
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Nyquist-rate ADC has some specific property that are a one-to-one correspondence
between the input and output samples. The each sampled input signal is separately
transformed to the corresponding digital code, regardless of the other sampled in-
put signal (Nothing to do with earlier and later input signal); thus, the Nyquist-rate
ADC has no memory property. If to apply the digital input word containing bits
b1, b2, b3, ..., bN−1, bN of ADC to a ideal DAC, the analog output of ideal DAC can be
represented as:
Vout = Vre f × (b12−1 + b22−2 + b32−4 + ...+ bN−12−(N−1) + bN2−N) + e, (2.1)
where Vre f is the reference voltage, e is the DC offset associated with the imple-
mentation of ADC (eg. SAR-ADC is a mid-tread quantizer, Flash-ADC is a mid-rise
quantizer, they have a different DC offset value). The conversion resolution of ADC
can be evaluated by comparing the actual value of Vout with the ideal value repre-
sented by (2.1).
The sampling rate of Nyquist-rate converter must satisfy the sampling rate required
in the Nyquist’s criterion (twice the bandwidth of the input signal). The actual rate
is usually somewhat higher than this minimum value required in the Nyquist’s cri-
terion. The resolution and linearity of a Nyquist-rate ADC constructed from current
sources or switched-capacitor circuit is determined by the matching accuracy of the
analog components (eg. resistors, capacitors and transistor) used in the implementa-
tion. Thus, the analog components must have a relative matching error less than 2N
to guarantee an integral-non-linearity (INT) less than 0.5 least-significant-bit (LSB),
it is very difficult to realize the high resolution Nyquist-rate ADC.
However, in some applications such as medical imaging device and digital audio
device, higher resolution and linearity is required [1] [2]. The resolution as much
as 18 or even 20 bits for ADC is requisite, generally. If the ADC is realized at the
Nyquist-rate, then only integrating-ADC or counting-ADC can be used for realiz-
ing the capacity such as accuracy above 20 bits. However, the integrating-ADC or
counting-ADC require at least 2N clock periods to convert a sampled signal, since,
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they are too slow for most signal-processing applications. The ADC using over-
sampling technique are able to achieve over 20 bit resolution at reasonably high
conversion speeds by relying on a trade-off. The sampling rate of converter using
oversampling technique much higher than the Nyquist-rate, it is typically higher by
a factor between 4 and 256, or even higher. The factor is represented as OSR in al-
most all literatures. Moreover, the converter using oversampling technique generate
each output utilizing all preceding input values. Thus, the converter incorporates
memory elements (eg. integrator) in its structure. This property destroys the one-to-
one relation between input signal and output signal. Fortunately, in the time domain
or in the frequency domain, the comparison of the complete input and output wave-
forms can be used to evaluate the resolution of ADC.
2.1.2 Noise Shaping
The delta sigma modulator using oversampling technique can realize the high res-
olution AD conversion without the high precision analog component. Since it is a
digital rich architecture, and have been used widely in the circuit using nanometer
CMOS technology.
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FIGURE 2.2: System model of the delta sigma modulator.
Figure 2.2 shows the system model of a first-order delta sigma modulator. It is a
feedback loop, containing an internal low-resolution ADC and digital-to-analog con-
verter (DAC) as well as a loop filter. As shown, the quantization noise is shifted to
the high frequency domain by delta sigma modulator, and then the quantization
18 Chapter 2. Theory of Delta Sigma Modulator
noise in the high frequency domain is filtered and down-sampled by the decima-
tion filter. Since the quantization noise power in the baseband (i.e. the signal with
spectra centred around dc) is reduced, the high SNDR ADC can be realized easily.
However, due to the quantizing effect of the internal ADC and the memorability of
the integrator, the delta sigma modulator is a non-linear system. The analysis of the
delta sigma modulator is a difficult mathematical task.
1 - z-1
z-1
ADC
DAC
Integrator
U(z)
E(z)
V(z)
z-1 ADC
DAC
Integrator
U(z)
E(z)
V(z)
Delta Sigma
(a)
(b)
FIGURE 2.3: Block diagram of delta sigma modulator. (a) Using dis-
crete integrator. (b) Using delay circuit.
Figure 2.3 illustrates a block diagram of basic delta sigma modulator. the block dia-
gram of delta sigma modulator using the discrete integrator and the delay circuit are
shown in the Figure 2.3(a) and (b), respectively. Where the U(z) is the sampled input
signal, the E(z) is the quantization noise of the internal ADC, the V(z) is the output
signal of the delta sigma modulator. Figure 2.3 (b) shows the concept of "delta" and
"sigma" that represent what is "delta" and what is "sigma". For analysing the mathe-
matical model of the delta sigma modulator, the internal ADC can be represented as
a linearized model which consists of a unity-gain amplifier and a quantization noise
2.1. Preface 19
E(z). The DAC is seen as a ideal DAC with the reference voltage of Vre f = 1V. By an-
alyzing the model of the delta sigma modulator, its output signal can be represented
as:
v(n) = u(n) + e(n)− e(n− 1), (2.2)
in the time-domain, and,
V(z) = U(z) + (1− z−1)E(z), (2.3)
in the z-domain. The digital output signal includes the analog input signal U(z)
and a difference of the quantization between E(z) and its delay z−1E(z). The equa-
tion (2.3) means that the analog input signal U(z) is not changed by the delta sigma
modulation process, so that, the analog input signal can be recovered by the deci-
mation filter without using the integrator in the demodulation operation. Moreover,
there are not the amplification of in-band noise and distortion at the delta sigma
modulator, the differentiation of the error E(z) suppresses the in-band noise and the
distortion. Therefore, the delta sigma modulator has a unity-gain to the input signal
U(z) in the signal band, while, the quantization noise is strongly attenuated, this
signal process is called as noise shaping in almost all literatures.
The quantization noise and non-linearity of ADC in the delta sigma modulator are
shaped, suppressed in the bandwidth. However, due to the non-linearity of DAC in
the delta sigma modulator is not any shaped, the output signal and performance of
the delta sigma modulator is affected by the DAC. Thus, the non-linearity of DAC
is a major limitation that affect the attainable performance of the delta sigma modu-
lator. For multi-bit quantization, digital correction or dynamic matching techniques
can be used for weakening the influence of the DAC’s non-linearity. Furthermore,
there are more simple ways, for example, the single-bit quantization has the char-
acteristic of the DAC consists of only two points on its input and output. Since, the
single-bit DAC’s operation is inherently linear.
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2.2 Mathematical Model of Delta Sigma Modulator
2.2.1 Noise Transfer Function
1 - z-1
z-1
ADC
DAC
Integrator
U(z)
E(z)
V(z)
FIGURE 2.4: Block diagram of first-order delta sigma modulator.
Figure 2.4 illustrates a block diagram of the first-order delta sigma modulator. For
simplicity, next, the mathematical model of the delta sigma modulator will be dis-
cussed by using the model of the first-order delta sigma modulator. The output noise
of the first-order delta sigma modulator due to the quantization error of the internal
ADC can be represented as:
Q(z) = (1− z−1)E(z), (2.4)
in the z-domain, as shown by (2.3). The the transfer function of the quantization
noise (NTF) can be represented as:
NTF(z) = (1− z−1), (2.5)
the z in the equation (2.3) can be replaced by ejω, this becomes
NTF(ejω) = (1− e−jω), (2.6)
where, ω = 2pi f T, assuming fs as the sampling rate, then, T = 1/ fs is the sampling
period. Assuming Se( f ) as the power-spectral-density (PSD) of the quantization
error of the internal ADC of the delta sigma modulator. The PSD of the output noise
2.2. Mathematical Model of Delta Sigma Modulator 21
of the delta sigma modulator can be deduced as:
Sq( f ) = NTF(ej2pi f T)2Se( f ) (2.7)
= (1− e−j2pi f T)2Se( f ) (2.8)
= ((1− cos(2pi f T))2 + sin(2pi f T)2)Se( f ) (2.9)
= (1− 2cos(2pi f T) + cos(2pi f T)2 + sin(2pi f T)2)Se( f ) (2.10)
= 2(1− cos(2pi f T))Se( f ) (2.11)
= (2sin(pi f T))2Se( f ). (2.12)
The equation (2.12) means that the PSD of the output noise of the delta sigma mod-
ulator can be computed by the product of the NTF’s PSD (2sin(pi f T))2 and the PSD
of the internal ADC’s quantization error Se( f ).
2.2.2 Quantization Error Model
Next, considering that how to calculate the PSD of the quantization error of the
internal ADC. Figure 2.5 illustrates the transfer function diagram of mid-rise and
mid-tread quantizer and their quantization error function diagram. The the output
of quantizer generates a rise or step when the input of zero is input to the quantizer,
as shown in the figure 2.5(a), since it has the characteristic of mid-rise such as SAR
ADC. In the figure 2.5(c), the the output of quantizer is a middle of a flat portion i.e.
a tread when the input of zero is input to the quantizer, since it has the characteristic
of mid-tread such as Flash-ADC. The step size ∆ is set as 2 in figure 2.5(a) and (c)
that make the quantization levels of the both types quantizer to be integer values
that lead to the difference between input thresholds i.e. the size of LSB equal the ∆
(LSB=2). Therefore, in mid-rise quantizer, the quantization levels are odd integers,
opposite, the quantization levels are even integers in mid-tread quantizer.
Figures 2.5(b) and (d) illustrate the quantization error function of the mid-rise and
mid-tread quantization, respectively. It can be knew from the figures 2.5(b) and
(d) that the input and output of the mid-rise quantizer are between -8 and +8, the
input and output of mid-tread quantizer are between -9 and +9. The above means,
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FIGURE 2.5: Transfer function of mid-rise and mid-tread quantizer.
(a) Transfer function of the mid-rise quantizer (8 level). (b) Quantiza-
tion error function of the mid-rise quantizer. (c) Transfer function of
the mid-tread quantizer (9 level). (d) Quantization error function of
the mid-tread quantizer.
in the case that the same reference voltage is used, the mid-tread quantizer has a
larger full-scale (FS) than the mid-rise quantizer (i.e. the difference between the
lowest and highest levels of the mid-tread quantizer is a larger LSB under the same
reference voltage). However, the mid-rise and mid-tread quantizer have the same
quantization error which between -1 and 1.
Considering the ideal quantizer, the output and quantization error of the ideal quan-
tizer are fully determined by the input of the ideal quantizer. However, if the input
signal of the ideal quantizer stays within the input range of the ideal quantizer, and
the changes of input signal are sufficiently large amounts from sample to sample,
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so that, the position of the input signal within a quantization interval is essentially
random, then it is permissible to assume that the quantization error is a white noise
process with samples uniformly distributed between −∆/2 and +∆/2. Therefore,
the probability density function of the quantization error can be draw as shown in
figure 2.6,
PQuantizaiton error(e)
e
2
Δ
2
Δ
1
Δ
FIGURE 2.6: Probability density function of the quantization error.
the probability density the quantization error is 1/∆ at between −∆/2 and +∆/2.
For rapidly and randomly varying input signals, that means the quantization error
is not correlate with the input signal, and, the quantization error of the two samples
is also uncorrelated. So that, the power of the quantization error of the internal ADC
σe can be computed as:
σ2e =
∫ +∆/2
−∆/2
e2
1
∆
de =
∆2
12
, (2.13)
where, the ∆ is the quantization step size (i.e. ∆ = Full Scale/Number of Quan-
tization Level) of the internal ADC. As an example, in the fully-differential 4-bit
quantizer circuit, the number of quantization level = 16, while the reference voltage
= ±1V, namely, the FS = +1 - (-1) = 2, then, ∆ = 2/16 = 0.125. Thus, in this case that
the quantization error is assumed as the uniform distribution, it is easy to derive
that the quantization error has the mean value of µ = 0, and the mean-square value
of σ2e = ∆2/12. Therefore, the quantization error can be added to the input of the
quantizer to give the output.
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Moreover, the single-sided PSD of the quantization error of the internal ADC Se( f )
can be represented as:
Se( f ) =
σ2e
fs/2
=
∆2/12
fs/2
=
∆2
6 fs
, (2.14)
where the fs is the sampling rate of the delta sigma modulator (that same as the
sampling rate of internal ADC).
2.2.3 Calculation of In-Band Noise Power
For calculating the in-band noise power, the OSR is defined as:
OSR =
fs
2 fB
, (2.15)
where fB is the maximum signal bandwidth (maximum frequency of input signal).
The OSR is defined as that how much faster the sample rate in the delta sigma mod-
ulator than in a Nyquist-rate converter.
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FIGURE 2.7: Noise transfer function of first-order delta sigma modu-
lator.
As an example, the figure 2.7 illustrates the noise transfer function (NTF) of first-
order delta sigma modulator and the signal bandwidth at the different OSR (OSR
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= 4, 8, 16, 32, respectively). The NTF is a high-pass filter function, it suppresses
the quantization noise at the frequencies around direct current (DC), i.e. frequency
is equal to zero. Oppositely, the quantization noise at the frequencies around fS is
enhanced by the NTF.
According to the equation (2.12), the in-band noise power can be calculated by inte-
grating Sq( f ) between 0 and fB that can be represented as:
Quantization_noise2In−band =
∫ fB
0
Sq( f ) d f (2.16)
=
∫ fB
0
(2sin(pi f T))2Se( f ) d f , (2.17)
=
∆2
6 fS
∫ fB
0
(2sin(pi f T))2 d f (2.18)
where, Se( f ) is replaced by using the equation (2.14). Take notice of sin(pi f T) =
sin(pi fB/ fS), when f = fB and T = 1/ fS, and the relation of fB/ fS  1/2 can be
obtained by assuming OSR = fS/2 fB  1 (i.e. pi fB/ fS → 0 or pi f T → 0). Thus, an
approximate can be got as:
sin(pi f T) = pi f T, when (OSR 1), (2.19)
by using the following formula:
lim
x→0
sin(x)
x
= 1 ⇒ lim
x→0
sin(x) = x. (2.20)
Therefore, the equation (2.18) can be expressed as:
Quantization_noise2In−band =
∆2
6 fS
∫ fB
0
(2sin(pi f T))2 d f (2.21)
=
∆2
6 fS
∫ fB
0
(2pi f T)2 d f (2.22)
=
∆2
6 fS
4pi2T2
∫ fB
0
f d f (2.23)
=
∆2
6 fS
4pi2T2
f 3
3
| fB0 (2.24)
=
∆2
6 fS
4pi2T2
f 3B
3
, (2.25)
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substituting T = 1/ fS and fB = fS/2OSR into equation (2.25), we get
Quantization_noise2In−band =
∆2
6 fS
4pi2T2
f 3B
3
(2.26)
=
∆2
6 fS
pi2 fS
6(OSR)3
(2.27)
=
∆2pi2
36(OSR)3
. (2.28)
The equation (2.28) means that the quantization noise power is relate with the OSR
and the quantization step size of the internal quantizer. Moreover, the in-band noise
power of the delta sigma modulator decreases with increasing OSR and decreasing
the quantization step size.
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FIGURE 2.8: SQNR versus OSR of first-order delta sigma modulator
using the internal quantizer with the different resolution (1 ∼ 5bit).
The maximum performance of delta sigma modulator on theory can also be es-
timated by using the equation (2.28). Normally, the signal-to-quantization-noise-
ratio (SQNR) and effective-number-of-bits (ENOB) are used to measure the per-
formance of the delta sigma modulator, they have the relationship of ENOB =
(SQNR− 1.76)/6.02.
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The SQNR can be calculated as:
SQNR = 10× log10(
PowerInput_signal
PowerIn−band_quantization_noise
) [dB], (2.29)
where PowerIn−band_quantization_noise can be calculated by using the equation (2.28), and
the PowerInput_signal equal to the (Amplitude o f sine input singal)2/2.
The SQNR versus OSR of first-order delta sigma modulator using the internal quan-
tizer with the different resolution (1-5 bit) is shown in the figure 2.8. It can be known
that for every doubling of OSR, the SQNR is increased by 9 dB and the ENOB is
enhanced by 1.5 bits. Furthermore, for every increase the resolution of the internal
quantizer by 1 bit, the SQNR can be increased by 6 dB. Although, the equation (2.28)
and figure 2.8 only show the characteristics of the first-order delta sigma modulator,
it is possible to assess the theoretical performance of the high order delta sigma mod-
ulator by extending the equation (2.28) before designing the delta sigma modulator
circuit. The next discussion is about the high order delta sigma modulator.
2.3 High Order Delta Sigma Modulator
For increasing the resolution of the delta sigma modulator, the addition another inte-
grator and feed-back path are used to realize the higher order loop filter. Therefore,
in the high order delta sigma modulator circuit, the loop filter is a higher-order cir-
cuit, it can generate a output signal which is more close to the input signal.
2.3.1 Feed-back Structure
As a typical implementation, the figure 2.9 illustrates a realizable block diagram of
second-order feed-back structure delta sigma modulator. The output signal of the
second-order feed-back structure delta sigma modulator can be represented as:
V(z) = z−1U(z) + (1− z−1)2E(z), (2.30)
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FIGURE 2.9: Block diagram of second-order feed-back structure delta
sigma modulator. (a) Using discrete integrator. (b) Using delay cir-
cuit.
in the z-domain. Thus, its signal-transfer-function (STF) and noise-transfer-function
(NTF) are indicated as:
STF2nd−order−FB(z) = z−1U(z), (2.31)
and,
NTF2nd−order(z) = (1− z−1)2E(z), (2.32)
respectively. In the same way as the equation (2.12), the NTF of the second-order
feed-back structure delta sigma applies a quantization noise shaping function:
Sq(2nd−order)( f ) = NTF2nd−order(ej2pi f T)2Se( f ) (2.33)
= (2sin(pi f T))4 (2.34)
to the PSD of the quantization error, where z is replaced by ej2pi f T. Moreover, the in-
band quantization noise power of the second-order feed-back structure delta sigma
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modulator can be calculated as:
Quantization_noise2In−band(2nd−order) =
∫ fB
0
Sq(2nd−order)( f ) d f (2.35)
=
∆2pi4
60(OSR)5
. (2.36)
by using the same way as the equation (2.18). From the equation (2.36), it can be
known that for every doubling of OSR, the SQNR is increased by 15 dB, and the
ENOB is enhanced by about 2.5 bits.
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FIGURE 2.10: Output waves of integrators in the second-order feed-
back delta sigma modulator using 4-bits internal quantizer while the
sine signal with an amplitude of ±1 V is input (Vreference = 1.2V).
Figure 2.10 shows the output signal waves of the integrators of the second-order
feed-back delta sigma modulator using 4-bits internal quantizer, when the sine sig-
nal with an amplitude of 1V is input. In the figure 2.10, the X1 and X2 represent
the output waves of 1st-integrator and 2nd-integrator, respectively. Maximum and
minimum amplitude of the 1st-integrator output signal are -1.1431 and +1.1455, re-
spectively. Maximum and minimum amplitude of the 2nd-integrator output signal
are -1.2162 and +1.2196, respectively. The amplitude of wave output by integrator
are larger than the amplitude of input signal wave, since, it is requirement that the
operational amplifier in the integrator maintain a good linearity over the full scale
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range for realizing a good performance of the delta sigma modulator. So that, the de-
sign of the operational amplifier is very difficult. Next, we will see that this problem
will be solved in the feed-forward structure delta sigma modulator.
2.3.2 Feed-forward Structure
The figure 2.11 illustrates the block diagram of second-order feed-forward structure
delta sigma modulator.
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FIGURE 2.11: Block diagram of second-order feed-forward structure
delta sigma modulator. (a) Using discrete integrator. (b) Using delay
circuit.
The output signal of the second-order feed-forward structure delta sigma modulator
can be represented as:
V(z) = U(z) + (1− z−1)2E(z), (2.37)
in the z-domain. Since, the STF (equal to a constant value of 1) does not include
the unit delay of z−1, the stability of the second-order feed-forward structure delta
sigma modulator is better than the one of the second-order feed-back structure. The
NTF of second-order feed-forward structure delta sigma modulator and the NTF of
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second-order feed-back structure delta sigma modulator are same. Hence, both have
the same noise transfer characteristic.
However, in the second-order feed-forward structure delta sigma modulator, only
shaped quantization noise of (1− z−1)2E(z) is input to the loop-filter of the delta
sigma modulator.
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FIGURE 2.12: Output waves of integrators in the second-order feed-
forward delta sigma modulator using 4-bits internal quantizer while
the sine signal with an amplitude of ±1 V is input (Vreference = 1.2V).
In the figure 2.11, the X1 and X2 express the output wave of 1st-integrator and 2nd-
integrator, respectively. Figure 2.12 shows the output signal waves of the integra-
tors of the second-order feed-forward delta sigma modulator using 4-bits internal
quantizer when the sine signal with am amplitude of +-1V is input. Maximum and
minimum amplitude of the 1st-integrator output signal are -0.1494 and +0.1492, re-
spectively. Maximum and minimum amplitude of the 2nd-integrator output signal
are -0.0931 and +0.0972, respectively. Comparing with the second-order feed-back
structure delta sigma modulator (figure 2.10), the output signals of integrators in
the second-order feed-forward structure delta sigma modulator are compressed to a
very small voltage as shown in the figure 2.12. Therefore, the feed-forward structure
delta sigma modulator can reduce the output swing of the integrator, which can re-
lax the linearity requirements on the amplifier in the integrators, and, the distortion
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on the internal amplifier can also be tolerated.
2.3.3 Performance Estimation
A conventional method of implementing high-order delta sigma modulator is that
add more integrators and feedback branches to the loop filter for achieving high-
order NTFs. Generally, an Rth-order loop filter is requirement for realizing the NTF
of (1− z−1)R. By using same calculation method of equations (2.12), (2.18) and (2.28),
the in-band quantization noise power of the Rth-order delta sigma modulator can be
expressed as:
Quantization_noise2In−band(Rth−order) =
∆2pi2R
(24R + 12)OSR2R+1
, (2.38)
where, ∆ is the quantization step size of the internal quantizer, R is order of delta
sigma modulator’s loop filter, OSR is oversampling rate, and the ENOB added to
the resolution of the delta sigma modulator by doubling OSR is calculated by R+0.5.
FIGURE 2.13: SQNR of high order delta sigma modulator using 1-bit
internal quantizer.
when the resolution of internal quantizer is set, the SQNR of high order delta sigma
modulator is a function of Order (R) and OSR based on the equations (2.29) and
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(2.38). Assuming the full scale of the delta sigma is 1, the power of input signal can
be written as Powerinput_signal = (1/2)2, then the SQNR can be represented as:
SQNR = 10× log10(2
2M−1(24R + 12)OSR2R+1
pi2R
), (2.39)
where, M means the resolution of the multi-bit internal quantizer. Figure 2.13 illus-
trates the SQNR varies Order and OSR of high order delta sigma modulator using
1-bit internal quantizer (M = 1). In practice, every increase the resolution of the inter-
nal quantizer by 1-bit, the SQNR can be increased by 6 dB, since, the SQNR of high
order delta sigma modulator using M-bit internal quantizer can be estimated by the
sum of the value shown in the figure 2.13 and (M− 1)× 6 dB (eg. when OSR is set
as 64, the theoretical SQNR of 3th-order delta sigma modulator using 4-bit internal
quantizer can be calculated as 118.86 dB + (4-1)×6 = 136.86 dB, where OSR = 64, R =
3, M = 4). Therefore, when design parameters of OSR, Order of delta sigma modu-
lator, resolution of internal quantizer are confirmed, it is possible that the theoretical
maximum SQNR of delta sigma modulator is calculated by using the equation (2.38)
and figure 2.13. The SQNRs calculated by the equation 2.39 of high order delta sigma
modulator with multi-bit (2 ∼ 6bit) internal quantizer are summarized in Appendix
A.
2.4 Summary
In this chapter, the basic theory of delta sigma modulator, oversampling and noise
shaping techniques are discussed. Moreover, the theoretical performance (SQNR) of
the high order delta sigma modulator with multi-bit internal quantizer are summa-
rized. According to design requirements, the parameters of delta sigma modulator
can be derived from the equation (2.38) and figure 2.13, which can help circuit de-
signer to define the architecture of delta sigma modulator appropriately.
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Chapter 3
Delta Sigma Modulator Using Ring
Amplifier
3.1 Preface
This chapter proposes a prototype of 2nd-order delta sigma modulator with dy-
namic analog components using multi-bit internal quantizer for low power and high
SNDR application. The proposed delta sigma modulator is designed as the feed-
forward structure that can tolerate the distortion of the integrator base on amplifier
[1]. Moreover, that the multi-bit quantizer is used for the internal quantizer of the
delta sigma modulator reduce the amplitude of the signal inside the feed-forward
structure delta sigma modulator. Therefore, the slew-rate requirement on the in-
tegrator base on amplifier is relaxed for decreasing the difficulty of the amplifier
design, and, the the power of the delta sigma modulator can also be reduce [2].
3.1.1 Drawback of Conventional Delta Sigma Modulator
In the conventional feed-forward delta sigma modulator, the integrator is realized
by a traditional amplifier (eg. Operational Transconductance Amplifier (OTA)), due
to it is necessary that the bias circuit in the traditional amplifier, the power consump-
tion of traditional amplifier is very large. The multi-bit quantizer in the modulator
is realized by a flash ADC, the power of the quantizer is still large because the static
current though the resistance ladder and dynamic current of numerous comparators,
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besides, an active analog adder using an amplifier is necessary at the input node of
the quantizer, which increase the power of the modulator.
3.1.2 Concept of Proposed Delta Sigma Modulator
In the proposed delta sigma modulator, the integrators in the modulator are realized
by ring amplifier without static current, the multi-bit quantizer and analog adder is
realized by a passive-adder embedded SAR quantizer which consists of capacitor
array and a dynamic comparator. In the dynamic comparator, the pre-amplifier is
not used, since it does not dissipate static power at all.
As a result, an implementation architecture of 2nd-order feed-forward delta sigma
modulator without active analog adder using ring amplifier is proposed for reduc-
ing the power consumption of the delta sigma modulator [3]. The proof-of-concept
prototype of proposed modulator designed and fabricated in TSMC 90nm 1P9M
CMOS technology is demonstrated. The integrators in the modulator are realized
by modified differential ring amplifier with self bias circuits to reduce the static cur-
rent as the same as that in [4], [5]. A passive-adder embedded SAR quantizer is
realized by split capacitor array and a dynamic comparator. Measurement results
also show the feasibility of delta sigma modulator with passive adder embedded
SAR quantizer and Ring Amplifier [6].
3.2 Architecture
Figure 3.1 shows the block diagram proposed 2nd-order feed-forward delta sigma
modulator with passive-adder embedded SAR quantizer. The feed-forward archi-
tecture is adopted to compress the distortion of integrators base on the amplifier.
The integrators consist of the ring amplifier in the loop filter of the proposed delta
sigma modulator are introduced to reduce the power consumption of delta sigma
modulator. A 4-bit SAR quantizer is chosen to realize the internal quantizer, it not
only improve the stability of the modulator, but also relax the requirement on the
slew-rate of amplifier. The SAR quantizer used as a multi-bit internal quantizer has
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v(n)4bit
ADC
u(n)
q(n)
DAC DWA
SAR ADC
e(n)
4bit
y(n)
x2(n)x1(n)
z-1
1 z-1 1 z-1
z-1
2
realized by ring amplifier
FIGURE 3.1: Block diagram of proposed 2nd-order feed-forward
delta sigma modulator with passive-adder embedded SAR quantizer
three input terminals (As the figure 3.2, three input terminals of SAR quantizer are
named as VU, Vo1 and Vo2, respectively. ), and, the SAR quantizer converts the sum-
mation of three inputs to digital code. Hence, the analog adder at the front of the
internal quantizer is realized by capacitor array and without operational amplifier.
Due to the mismatches among the unit elements in a multi-bit digital-to-analog con-
vertor (DAC) cause the harmonic distortion in the signal band of the delta sigma
modulator, the data-weighted-averaging (DWA) logic circuit is applied to the delta
sigma modulator to reduce the influence of DAC non-linearity errors.
3.3 Implementation
Figure 3.2 illustrates the simplified circuit implementation and clock timing chart of
proposed 2nd-order feed-forward delta sigma modulator. Although a single-ended
configuration is shown for simplicity, the actual circuit implementation is a fully
differential structure.
3.3.1 Integrator using Ring Amplifier
Fully-Differential Ring Amplifier
Figure 3.3(a) shows the schematic diagram of proposed fully differential ring ampli-
fier. The core of fully differential ring amplifier is shown in Figure 3.3(b). while CC
are added to the input nodes of amplifier to realize the amplifier input offset cancel-
lation for the integrator. The amplifier is the key components of the modulator to
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FIGURE 3.2: Circuit implementation of Proposed 2nd-order feed-
forward delta sigma modulator using ring amplifier (R-AMP). (a)
Schematic diagram. (b) Clock timing chart.
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FIGURE 3.3: Schematic of fully differential R-AMP (Ring-Amplifier).
(a) R-AMP (Ring-Amplifier). (b) Core of R-AMP.
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realize the integrator, and it is the most power-hungry circuit block in the modula-
tor. Ring amplifier for multiplying digital-to-analog converter (MDAC) circuit has
been proposed and demonstrated to reduce the power of the pipeline ADC [5]. In
this paper, the integrator using the ring amplifier is proposed to reduce the power
consumption.
Figure 3.3(b) shows the core of fully differential ring amplifier with the self bias
circuit and the common-mode-feedback (CMFB) circuit. The fully differential ring
amplifier is constructed with cascaded three stage inverters, it is similar to a ring
oscillator. In order to stabilize the ring amplifier, The resistor ROS is inserted at the
output of the 2nd stage inverter as shown in the figure 3.3(b) to generate the different
offset voltages to the gate of MCP and MCN. Moreover, the high threshold voltage
MOSFET MCP and MCN are used in the 3rd stage to extend the stable offset voltage
range for the integrator. As a result, there is no static current though MCP and MCN,
the power consumption of integrator can be reduced dramatically. Because, MCP and
MCN do not need to be biased in the saturated region like as conventional amplifier,
the rail-to-rail output is allowed for the ring amplifier. The main structure of the ring
amplifier in the proposed delta sigma modulator is based on the ring amplifier in
[7], however, the simplified the bias and CMFB circuits are proposed for low supply
voltage in this work. In [7], a cascaded PMOS is inserted between M5 and M3 to
reduce the thermal noise of the amplifier. Because the thermal noise requirement on
the amplifier in the delta sigma modulator can be relaxed much more than that in a
Nyquist-rate ADC, the cascaded PMOS is removed to relax the headroom voltage of
amplifier under low supply voltage. Furthermore, the bias circuit for ring amplifier
can also be more simplified, only one PMOS and one NMOS are used to generate
the bias voltage VBN for the ring amplifier.
Action of Ring Amplifier
Because the operation of the integrator using inverter is similar as the operation of
the ring amplifier’s 3rd-stage, the operation of ring amplifier is discussed by means
of the integrator using inverter for understanding the ring amplifier’s action.
Figure 3.4 illustrates the schematic diagram of integrator using dynamic amplifier
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inverterIN OUT
CS CC
CFΦA
ΦA ΦR
ΦR
ΦR
ΦA
FIGURE 3.4: Integrator using dynamic amplifier consist of inverter.
consist of inverter. The CS and the CF are used as the sampling capacitor and the
transition capacitor, respectively.
In sampling and reset mode, the input signal is sampled at the capacitor CS, while
the input terminal and output terminal of inverter are shorted as shown in the 3.5(a).
Hence, the inverter forms a feed-back loop, that the both of the transistors (PMOS
and NMOS of the inverter) are biased at the weak inversion region during the steady
state can provide high DC-gain. The offset voltage between ground and inverter’s
input terminal can be saved on the offset cancel capacitor CC.
In the transition mode, the input terminal of the inverter VX is changed to (VOFF −
VI) as shown in the figure 3.5(b). When the input signal VI is greater than the com-
mon mode voltage (VI > 0), the PMOS transistor is biased at the strong inversion
region while the NMOS transistor is cut off. Oppositely, when the input signal VI is
less than the common mode voltage ((VI < 0)), the NMOS transistor is biased at the
strong inversion region while the PMOS transistor is cut off. As a result, the nega-
tive feedback is formed, the charge on the sampling capacitor CS is transferred to the
transition capacitor CF, and, the voltage of node VX is recovered to the offset voltage
VOFF. When the charge transmission is completed, the both of the transistors (PMOS
and NMOS) are operated at the weak inversion region again. Since, the transistor is
operated at the strong inversion region during the transition mode for providing the
high slew rate, the high slew rate can be realized with minimum static current.
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FIGURE 3.5: Operation of integrator using dynamic amplifier con-
sist of inverter. (a) Sampling mode & Reset mode. (b) Amplification
mode. (c) Hold mode.
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Through Rate of Ring Amplifier
Since the output current of ring amplifier is not limited by the bias current, the set-
ting time is decided by the output resistor of ring amplifier Rout and the load capac-
itance CL, it can be calculated by
τsetting_time = nRoutCL, (3.1)
where, n is a constant associated with the SNR requirement on the actual circuit.
Performance of Ring Amplifier
According to SPICE simulation results [3], the DC gain of ring amplifier reached to
84 dB with 74◦ phase margin with a 1.1 V supply voltage while the ring amplifier is
biased at Vdd/2.
Ring Amplifier Cascode OTA
Track Hold Circuit using Amplifier
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- +
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FIGURE 3.6: Track hold circuit using ring amplifier.
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FIGURE 3.7: SNDR & SFDR versus Input level of T/H circuit using
ring amplifier and OTA.
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The track hold circuit shown in the figure 3.6 is proposed for conforming the perfor-
mance of ring amplifier and comparing with the cascode OTA. In this T/H circuit,
capacitor and switch are ideal analog components, only the ring amplifier and the
cascode OTA are transistor level circuits, thus the performance of integrator is de-
cided by amplifier circuits. Performing a transient simulation on the T/H circuit,
we can get the PSD of output signal of the integrator. The performances of the ring
amplifier and the cascode OTA can be conformed by calculating the SNDR, SFDR
and THD of the output signal of the integrator using ring amplifier.
-140 -120 -100 -80 -60 -40 -20 0
Input level [dBFS]
-160
-140
-120
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-80
-60
-40
-20
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T
H
D
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]
THD vs. Input level
THD of R-AMP
THD of OTA
FIGURE 3.8: THD versus Input level of T/H circuit using ring ampli-
fier and OTA.
Figure 3.7 shows the SNDR & SFDR versus input signal level of the T/H circuit
using the ring amplifier and the cascode OTA, respectively, the SNDR and SFDR of
the T/H using the ring amplifier are higher than that of the T/H using the cascode
OTA. Figure 3.8 shows the THD versus input signal level of the T/H circuit using the
ring amplifier and the cascode OTA, respectively. That the ring amplifier has lower
THD than the cascode OTA means the linearity of the ring amplifier is better than
the cascode OTA. As a result, the ring amplifier has the better performance than the
cascode OTA at the same input level.
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3.3.2 SAR Quantizer with Passive Adder
Capacitor Array & Operation Mode
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FIGURE 3.9: Implementation of proposed charge redistribution SAR
quantizer and it’s the equivalent circuit at two kinds of operation
mode. (a) Schematic diagram. (b) Sampling mode. (c) Summation
& SAR mode.
Figure 3.9(a) shows the schematic diagram of proposed SAR quantizer with embed-
ded adder and figure 3.9(b)(c) shows two operation modes for equivalent circuit of
passive-adder. In the sampling mode, the bottom plate of sampling capacitors are
connected to input signals of VU,p, Vo1,p and Vo2,p as shown in figure3.9(b) respec-
tively. The capacitor ratio for 3 input signals is 1:1:2, then the total charge stored on
the capacitors QSA can be expressed as:
QSA = 2Cu ×Vo2,p + 2Cu ×VU,p + 4Cu ×Vo1,p (3.2)
In the summation mode shown in figure 3.9(c), the bottom plates of sampling capac-
itors are connected to Vcm, then the total capacitance between the input node of the
comparator and Vcm is 8Cu. The total charge on capacitor 8Cu is
QSU = 8Cu ×Vxn (3.3)
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According to charge conservation law, we have
QSA = QSU . (3.4)
Then, we get that
VXN =
QSA
8Cu
=
Vo2,p +VU,p + 2Vo1,p
4
(3.5)
Equation (3.5) means that the summation of 3 input signals can be realized by pro-
posed sampling technique for capacitor array. After the analog input summation is
finished, the AD conversion is carried out from MSB to LSB as the same as a conven-
tional SAR quantizer.
Switching Procedure
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FIGURE 3.10: Switching procedure of proposed 4-bit SAR quantizer.
Figure 3.10 shows the switch procedure of proposed 4-bit SAR quantizer, and de-
tailed the possible switching cases of the first 3 MSB bits. The switching cases of the
LSB are omitted for simplicity. After the operations of sampling and summation are
finished, the comparator performs the MSB comparison without switching any ca-
pacitors. Therefore, the switch procedure is efficient benefit from it do not consume
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energy before the MSB comparison. As mentioned above, proposed SAR quantizer
realizes not only a 4-bit quantizer but also an analog adder with the split capacitor
array and a comparator, so that the power consumption of modulator can be reduce
than the conventional feed-forward modulator using the active adder realized by
amplifier.
The switch SC is designed in the DAC capacitor array for realizing the coefficient
of equation (3.2). Because the compare error of SAR quantizer can be seen as the
quantization noise q(n) as shown in figure 3.1, the compare error is 2nd-order shaped
by the delta sigma modulator that can be express the following equation (3.6)
V(z) = U(z) + (1− z−1)2Ecom, (3.6)
where the Ecom is the compare error of the SAR quantizer. Therefore, the influence
of the comparator error caused by the parasitic capacitor and the leakage current of
the switch SC can be weaken.
Dynamic Comparator Circuit
VDD 
CLK 
CLK 
Vdd 
VXN
VCOMP_OUTP
VCOMP_OUTN
VXP
CLK CLK 
FIGURE 3.11: Schematic diagram of dynamic comparator.
Figure 3.11 shows the schematic of a comparator used in SAR quantizer. The dif-
ferential output nodes of the dynamic comparator [8] is followed by a NAND gate
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as shown figure 3.9(a). The inputs of NAND sense the toggle of differential com-
parator’s output to realize the asynchronous operation of the SAR quantizer. While
CLK is High, the comparator is in reset mode, the output nodes of VCOMP_OUTP and
VCOMP_OUTN are reset to VDD. While CLK changes from High to Low, the voltage
comparison of two input nodes is done. Then the comparator changes to the latch
mode, the comparison result appear at nodes of VCOMP_OUTP and VCOMP_OUTN. Be-
cause these two output nodes are bounded to the inputs of NAND gate, while the
voltage comparison is finished, NAND gate outputs a valid signal as a trigger signal
of the asynchronous SAR logic circuit [9]. In a synchronous SAR quantizer, the CLK
speed is limited by the worst-case cycle time. However, in the asynchronous SAR
quantizer, the valid signal is generated by NAND gate, so that the conversion steps
are executed consecutively. Therefore the speed of the asynchronous SAR logic is
faster than the conventional synchronization SAR logic.
Asynchronous Successive Approximation Logic Circuit
3.3.3 Data Weighed Average Logic Circuit
Register
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to
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Binary
to
Thermometer
... ... ... ...
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SAR ADC output
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Carry-in
4-bit
4-bit
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Φ3
FIGURE 3.12: Schematic diagram of data-weighted-averaging.
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FIGURE 3.13: SPICE simulated results comparison of delta sigma
modulator power spectrum at the ON/OFF mode of DWA. (a) DAC
with 1% unit capacitance mismatches while DWA OFF Mode. (b)
DAC with 1% unit capacitance mismatches while DWA ON Mode.
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A 4-bit capacitor DAC is used for the 1st integrator, the mismatches among the unit
elements in a multi-bit DAC cause the harmonic distortion in the signal band, the
DWA logic circuit [2] is applied to the delta sigma modulator to reduce the influence
of DAC non-linearity errors. The implementation of DWA circuit is proposed in the
previous work [10]. However, the DWA circuit converts the 4-bit quantizer output to
the 16-bit control signals, it only can be used when a mid-tread quantizer which like
the 4-bit flash ADC is used as the internal quantizer of the delta sigma modulator. In
this work, because the 4-bit mid-rise SAR quantizer is used as an internal quantizer
of the delta sigma modulator, the DWA circuit with 15-bit output control signals is
requited. In this paper, an implementation of the DWA circuit is proposed for the
4-bit SAR quantizer as shown in figure 3.12. The proposed DWA circuit is adapted
from the previous work [10], the carry-out of adder is feedback to the carry-in of
adder in the DWA circuit. Therefore, one bits control signal of the DWA circuit is
canceled. The proposed DWA circuit can convert the 4-bit SAR quantizer output to
the 15-bit control signals, Si, i = 1, 2, ..., 15, for the element selection of the 1st inte-
grator’s DAC as shown in figure 3.2. To illustrate the effect of the DWA logic circuit,
SPICE simulation comparison with the proposed modulator is performed in 2 cases:
(1) 4-bit DAC with 1% unit-capacitance mismatches while DWA at OFF mode; (2) 4-
bit DAC with 1% unit-capacitance mismatches while DWA at ON mode. The output
spectrum for above 3 cases are shown in figure 3.13(a) and (b), respectively. While
the DAC with capacitance mismatches is used, the non-linearities of DAC raise the
in-band noise floor, and cause the harmonic distortion as shown in figure 3.13(a).
On the other hand, while DWA technique is applied, not only the in-band noise but
also the harmonic distortion in the signal band are noise-shaped as shown in figure
3.13(b).
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3.4 Noise Analysis
3.4.1 Noise Analysis of Ring Amplifier
Because the input-referred thermal noise voltage of ring amplifier is decided by the
circuit of 1st-stage of ring amplifier, then, the noise voltage of ring amplifier is in-
spected as shown in the figure 3.14.
Vin
Vout
VDD
M1
M2
Vin
V2n,out
ro1||ro2
VDD
I2n2
M1
M2
I2n1
(a) (b)
FIGURE 3.14: Schematic diagram of 1st-stage of ring amplifier for
calculating the input-referred thermal noise voltage.
Assuming both transistors PMOS and NMOS as shown in the figure 3.14(a) are in
saturation. Thus, the noise current sources of both transistors PMOS and NMOS can
be drew as shown in the figure 3.14(b). The total output noise thermal noise can
be determined when the ring amplifier drives a load capacitance CL. The output
signal-to-noise ratio can also be calculated when a low-frequency sinusoid of peak
amplitude Vpeak is applied to the input terminal of ring amplifier.
Because the noise current sources of both transistors PMOS and NMOS are uncorre-
lated, the noise by M1 and M2 at output terminal can be represented as:
Sn,out( f ) = 4kTγ(gm1 + gm2)(ro1||ro2)2, (3.7)
where, the γ is constant associated with CMOS technology, in reality, γ may not be
the same for NMOS and PMOS devices, Since the voltage gain is equal to (gm1 +
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gm2)(ro1||ro2), the total input-referred noise voltage to the gates of M1 and M2 is
Sn,in( f ) =
V2n,out
((gm1 + gm2)(ro1||ro2))2 (3.8)
=
4kTγ
gm1 + gm2
. (3.9)
The total output noise is calculated by integrating the equation (3.7) across the band:
V2n,out,tot =
∫ ∞
0
4kTγ(gm1 + gm2)(ro1||ro2)2 d f1+ (ro1||ro2)2C2L(2pi f )2
(3.10)
= γ(gm1 + gm2)(ro1||ro2) kTCL . (3.11)
Therefore, a low-frequency input sinusoid signal of amplitude Vpeak yields an output
signal of amplitude (gm1 + gm2)(ro1||ro2)Vpeak. The SNR of output signal is equal to
the ratio of the signal power and noise power:
SNRout = [
((gm1 + gm2)(ro1||ro2)Vpeak)2
2
]× 1
γ(gm1 + gm2)(ro1||ro2)(kT/CL) . (3.12)
In order to conform the output noise of ring amplifier, the transient simulation with
random noise calculated by the thermal noise model of transistor on the T/H circuit
shown in the figure 3.6 has been preformed. Figure 3.15 shows the simulated output
power spectrum of T/H circuit using ring amplifier. The values of SNDR, SFDR and
THD are shown in the figure 3.15(a) and (b), respectively. Because the OSR of pro-
posed 2nd-order delta sigma modulator using ring amplifier is set to 64, as shown
in the figure 3.15(b), the delta sigma modulator using ring amplifier can realize the
maximum SNDR of 89.31 dB due to the noise limitation on the ring amplifier.
3.4.2 Noise Analysis of Integrator using Ring Amplifier
The input referred noise of ring amplifier has been discussed at above article. Next
to consider the noise analysis the integrator using ring amplifier shown in the figure
3.16. As shown, the input signal is sampled on the capacitor CS during the phase
ΦR,and The charge CsVIN is stored at the end of the phase. The input and output
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FIGURE 3.16: Noise analysis of integrator using ring amplifier. (a)
Circuit implementation of integrator using ring amplifier. (b) The
equivalent circuit with noise source at the sampling and reset phase.
(c) The equivalent circuit with noise source at the amplification phase.
terminal of ring amplifier are shored, the difference between input terminal of ring
amplifier and ground is stored in CC.
In the phase ΦR, the significant noise effect introduced by these switches is thermal
noise. To find the thermal noise generated in switches S1, S3 and S5, S8, assume the
input signal equal to zero. The conducting switches S1, S3 and S5, S8 can be replaced
by their noise voltages and on-resistances, and the noise voltages and resistors can be
pairwise combined as shown in the figure 3.16(b). Assuming that all switches have
the same Ron, the combined switch resistance is 2Ron and the PSD of the associated
noise voltages is
Sn1,sw1&3( f ) = Sn1,sw5&8( f ) = 4kT(2Ron) = 8kTRon. (3.13)
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The mean square value of noise generated in switches S1, S3 can be calculated as
V2n1,sw1&3 =
∫ ∞
0
8kTRon
1
1+ (2Ron)2C2S(2pi f )2
d f (3.14)
=
8kTRon
4(2Ron)CS
(3.15)
=
kT
CS
(3.16)
which is independent of Ron. In a similar way, the mean square value of noise gen-
erated in switches S5, S8 can be given by
V2n1,sw5&8 =
kT
CC
. (3.17)
When phase ΦA rises, switches S2, S4 close. CS discharges CsVIN into the virtual
ground generated by the ring amplifier during the phase ΦA. This causes the charge
stored in CF at the end of ΦA. The on-resistances and noise voltages of the two
switches have been combined, and, when the amplifier drive a high impedance cir-
cuit, the circuit integrator in the phase ΦA is simplified as shown in figure 3.16(c).
The noise power (mean-square value) caused by switches S2, S4 in CS can be given
by
V2n2,sw2&4 =
∫ ∞
0
8kTRon
1
1+ (2Ron + 1/gm)2C2S(2pi f )2
d f (3.18)
=
8kTRon
4(2Ron + 1/gm)CS
. (3.19)
The input-referred noise voltage of single-ended ring amplifier has been calculated
by the equation (3.9), When assuming the differentially ring amplifier is symmet-
rical, the input-referred noise voltage of differentially ring amplifier is double of
value represented by equation (3.9). Hence, the noise power (mean-square value) in
CS due to amplifier can be calculated as
V2n2,ramp =
∫ ∞
0
8kTγ
gm1 + gm2
1
1+ (2Ron + 1/gm)2C2S(2pi f )2
d f (3.20)
=
4kTγ
8(gm1 + gm2)(2Ron + 1/gm)CS
. (3.21)
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where, gm1 and gm2 are the transconductance of NMOS and PMOS in 1st-stage of
ring amplifier, respectively, the gm is the transconductance of ring amplifier. If PMOS
and NMOS of 1st-stage of ring amplifier have same transconductance, i.e. gm1 equal
to gm2, the equation (3.21) can be simplified as:
V2n2,ramp =
kTγ
2Rongm1 + gm1/gm
. (3.22)
Moreover, the noise voltages on the output of integrator caused by switches S6 and
S7 not be amplified by the ring amplifier, since, they are negligible compare to that of
switches S1, S2, S3, S4. Considering the total noise power stored in the sampling ca-
pacitor CS. At the end of clock phaseΦR, as illustrated in the figure 3.16(b), The sam-
pling capacitor CS had acquired a noise voltage V2n1,sw1&3 whose noise power was
given by the equation (3.16). During phaseΦA, the noise voltage becomes V2n1,sw5&8+
V2n2,sw2&4+ V
2
n2,ramp, which have the noise powers given by equations (3.17), (3.19)
and (3.21). Since the three noise voltages are uncorrelated, their power are added. if
the conditions Rongm1  1 and 0 < gm1/gm < 1 hold, all of the noise is contributed
by the switches. Due to the input-referred noise of the ring amplifier is inversely
proportional to gm, the noise from the ring amplifier is negligible. Hence, the total
input-referred noise power of integrator using amplifier is
V2n,tot,ramp = V
2
n1,sw1&3 +V
2
n1,sw5&8 +V
2
n2,sw2&4 (3.23)
=
2kT
CS
+
kT
CC
. (3.24)
Since,the sampling capacitor of integrator affect the chip area, power consumption
and the resolution of the delta sigma modulator, the capacitance of sampling capaci-
tor in the 1st integrator is determined according to the sampled thermal noise (kT/C
noise) of switched-capacitor circuits. The theory of kT/C noise in integrator using
amplifier is calculated at the above discussion. The input capacitors associated with
thermal noise is given by
C =
2(2n + 1)kT × 10 SNDR10
nV2FS
1
OSR
. (3.25)
58 Chapter 3. Delta Sigma Modulator Using Ring Amplifier
where, that the capacitance CC is n times of CS (i.e. CC = n× CS) is defined, k =
1.38 × 10−23J/K is the Boltzmann’s constant, T is the absolute temperature of the
device in degrees Kelvin, VFS is the full scale voltage of the input signal, and OSR
is oversampling ratio of the modulator. In our modulator, the full scale voltage of
input amplitude is designed as 2 V (the peak-to-peak voltage of differential signals)
while the supply voltage is Vdd = 1.2V. As a result, the sampling capacitor of the
first integrator is designed as 400 fF according to equation (3.25) to guarantee the
thermal noise is small enough for ENOB = 14 bit (SNDR = 86.04 dB) with -1 dBFS
input at OSR = 64. The input noise at the 2nd integrator can be shaped by the 1st
integrator, the in-band noise power is much more smaller than the 1st integrator.
Therefore, the input capacitance of the 2nd integrator can be scaled down. In this
work, we focus the research target on the feasibility verification of the integrator
with ring amplifier. The sampling capacitor of the 2nd integrator is designed as 200
fF, which is scaled to one half of that in the 1st integrator to reduce the total power
and active area of the modulator.
Due to the noise power cause by the offset cancel capacitor CC is discharge to the
output of integrator using ring amplifier, the total input-referred noise power of
integrator using ring amplifier is larger than that of integrator using OTA gived
by 2kT/CS [2]. However, since the ring amplifier has the flat open-loop-gain, its
linearity is better than the traditional OTA.
3.4.3 Noise Analysis of Dynamic Comparator
Noise Analysis using PSS+PNOSE Simulation
Due to the dynamic comparator does not include the bias circuit, the DC operation
point of the dynamic comparator can not be conformed, the traditional noise analy-
sis simulation method is not suitable for the noise analysis of the dynamic compara-
tor.
The noise analysis simulation methods using the periodic steady-state analysis (PSS)
and the periodic noise analysis (PNOISE) have been proposed for calculating the
noise of dynamic comparator [11]. Figure 3.17 shows the schematic diagram for the
3.4. Noise Analysis 59
VINN
VDC 50μV
VCMVDC Comparator Clock
(Set Input Common Mode)
(Set Input Overdrive)
VOUTP
VOUTNVINP
CLK
FIGURE 3.17: Schematic diagram for the noise analysis simulation of
dynamic comparator using PSS and PNOISE.
noise analysis simulation of dynamic comparator using PSS and PNOISE. The PSS
and PNOISE simulation can calculate the noise power of the dynamic comparator
by means of the statistics of the jitter noise in the frequency domain. The dynamic
comparator shown in the figure 3.11 has the input equivalent noise of 0.185 µW
that can be calculated by using the PSS and PNOISE simulation methods. Thus,
when the sine signal with the maximum amplitude of 1.2 V is input to the dynamic
comparator, the SNR can be expressed as:
SNR = 20× log10(
Amplitude2Input_sine_signal/2
PowerInput_equivalent_noise
) [dB], (3.26)
where, the SAR quantizer using the dynamic comparator can realize the maximum
SNR of 75.90 dB (i.e. the maximum ENOB of 12.32 bit). Since, the SAR quantizer
with the resolution of 6-bit is required for ensuring the 4-bit quantization and the
summation of 3 input analog signals in the proposed delta sigma modulator, accord-
ing to the simulation result of PSS and PNOISE, the proposed dynamic comparator
can be used to realize the 4-bit SAR quantizer with passive adder.
Noise Analysis using Time-Transient Simulation with Random Noise
In order to obtain noise power of the dynamic comparator closer to the actual sit-
uation, in this paper, the noise analysis method using the time transient simulation
with random noise is proposed for the noise analysis of the dynamic comparator.
The proposed noise analysis method can estimate the the noise power of dynamic
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comparator by performing the time transient simulation with random noise of 20-
bit ideal SAR quantizer. Figure 3.18(a) shows the architecture of the ideal 20-bit SAR
quantizer. Except for the dynamic comparator circuit realized by transistors, the
capacitor array, switch array and the successive approximation logic circuit (SAR
Logic) of the ideal 20-bit SAR quantizer are realized by verilog-A code. Therefore,
the noise power of the dynamic comparator can be obtain by measuring the per-
formance of the ideal 20-bit SAR quantizer, when the noise power of the dynamic
comparator is larger than the noise power of the 20-bit SAR quantizer. Figure 3.18(b)
shows the schematic diagram of the ideal 20-bit SAR quantizer used for measur-
ing the noise power of the dynamic comparator. Because, the ideal 20-bit capacitor
DAC, ideal SAR logic, "delay" circuit, and "nand" logic gate are realized by verilog-A
code, they can be seen as the ideal analog components (not include any noise). The
verilog-A codes associated with the ideal 20-bit SAR quantizer are appended in the
Appendix B.
Time transient simulation with random noise has been performed for measuring the
performance of the ideal 20-bit SAR quantizer. The dynamic comparator shown in
the figure 3.11 is used in the ideal 20-bit SAR quantizer circuit. The power spectrum
of the ideal 20-bit SAR quantizer is shown in the figure 3.19. Figure 3.19(a) illus-
trates the power spectrum of ideal 20-bit quantizer without noise, since, it does not
include any noise, the SNDR of 122.18 dB and the ENOB of 20.00 bit are achieved.
Figure 3.19(b) illustrates the power spectrum of ideal 20-bit quantizer with random
noise. The SNDR of 79.46 dB and the ENOB of 12.94 bit are achieved, that means
the maximum 12.94 bit ADC can be realized when the dynamic comparator is used.
Although the result of transient simulation with random noise is similar as the one
of the PSS and PNOISE simulation, since, the transient simulation of the ideal 20-bit
SAR quantizer with random noise closer to the real situation, it can provide the more
accurate noise estimate.
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TABLE 3.1: Simulation parameters of delta sigma modulator
Technology TSMC 90nm CMOS
Supply voltage 1.2V
Input frequency 146.5kHz
Input amplitude 2Vpp
Sampling rate 40MS/s
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FIGURE 3.20: Simulated output power spectrum of proposed 2nd-
order feed-forward delta sigma modulator (@Supply voltage = 1.2 V).
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3.5 Simulation
The propose delta sigma modulator shown in figure 3.2 is designed in TSMC 90 nm
CMOS technology. The switched-capacitor integrators are realized by ring ampli-
fier. The quantizer is a 4-bit SAR quantizer with the embedded passive adder. 4-bit
DAC on the feedback path is constructed by capacitor array. The DWA logic circuit
is designed to reduce the influence of the non-linearities which occurred by the ca-
pacitors mismatch of the multi-bit DAC[2]. SPICE simulations have been done to
confirm the functionality of the modulator and to verify the effectiveness of the pro-
posed architecture. The simulation parameters are shown in Tab. 3.1. Figure 3.20
shows the simulated spectrum result of the proposed delta sigma modulator with-
out DAC unit-capacitance mismatches. Figure 3.13(b) shows the simulated spectrum
result of the proposed modulator with 1% DAC unit-capacitance mismatches. The
peak SNDR of 82.42 dB is reached while OSR = 64 for a sinusoid input at 146.5 kHz
with -1 dBFS input amplitude (The thermal noise of the modulator is not included
in the SPICE simulation).
3.6 Measurement
3.6.1 Layout and Microphotograph
The proposed delta sigma modulator was fabricated in TSMC 90 nm 1P9M CMOS
technology. Figure 3.21 shows the chip microphotograph and layout of the delta
sigma modulator. The active area of the delta sigma modulator is 0.155 mm2. Boot-
strapped switch is used at the inputs of the 1st integration and the input of the SAR
quantizer to reduce the nonlinear effect of ON-resistance [12]. All capacitors were
laid out using multiple unit-capacitor cells for accurate ratio matching of coefficients.
Unit-capacitor cells were realized by using the MIM capacitors for high density ca-
pacitance in a small chip area. Careful layout design has been done to keep the
analog part of the delta sigma modulator is symmetrically arranged. The attention
also paid to keeping the sensitive analog signals away from the noisy digital signal
paths.
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FIGURE 3.21: Chip microphotograph and layout of the prototype
modulator.
3.6.2 Measurement Results
The proposed 2nd-order delta sigma modulator is designed and fabricated in the
TSMC 90nm 1P9M CMOS technology without any option for precision capacitors
and low threshold voltages. Figure 3.21 shows a microphotograph of the experi-
mental prototype and the layout of the delta sigma modulator. The active area of
the delta sigma modulator is 610¯m × 254¯m. Bootstrapped switch is used at the
inputs of the delta sigma modulator to reduce the nonlinear effect of ON-resistance
[12]. All capacitors were laid out using multiple unit-capacitor cells for accurate ra-
tio matching of coefficients. Unit-capacitor cells were realized by using the MIM
capacitors for high density capacitance in a small chip area. Careful layout design
has been done to keep the analog part of the delta sigma modulator is symmetrically
arranged. The attention is also paid to keep the sensitive analog signals away from
the noisy digital signal path.
Figure 3.22 shows the measured output power spectrum of the prototype modulator
for a 5.493 kHz sinusoid differential -1 dBFS input sampled at 12 MS/s. The peak
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SNDR = 77.51 dB is achieved for 94 kHz bandwidth (OSR = 64). Comparison to sim-
ulated spectrum shown in figure 3.13(b), flicker noise is observed in low frequency
band, in-band noise floor becomes higher, and the 3rd-order harmonic distortion
also appeared. However, the measured results is reasonable with the consideration
including the influence of non-ideal factors of amplifier non-linearities and evalua-
tion systems. Figure 3.23 shows the measured SNR and SNDR vs. input signal level.
Peak SNDR of 77.51 dB and SNR of 80.08 dB at -1 dBFS are achieved, respectively.
The measurement results of the modulator show that linear SNDR response up to
the full scale, and the dynamic range of 84dB is achieved. The total power consump-
tion of this work is 0.37 mW. Both the analog and digital circuits supply voltage
is 1.1 V. The Schreier and Walden FOMs are 161.5 dB and 0.32 pJ/conversion-step,
respectively. Figure 3.24 shows the measured SNDR for the prototype modulator
versus supply voltage. Measured SNDR is not degraded significantly even the sup-
ply voltage is variate. The performance of the proposed delta sigma modulator is
summarized in Table 3.2 in comparison with the previous works. This proposed
delta sigma modulator achieves the best Schreier FOM, SNR, and SNDR with the
lowest sampling frequency. Measurement results show the reliability of delta sigma
modulator with dynamic analog components.
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TABLE 3.2: Performance summary and comparison with previous
works
Specification Bilhan[13] Rajaee[14] This work
Technology(nm) 90 180 90
Supply voltage(V) 1.2 1.2 1.1
Sampling rate (MS/s) 60 25 12
OSR 15 8 64
Signal BW (kHz) 2× 103 1.56× 103 94
SNR (dB) 56 N/A 80.08
SNDR (dB) N/A 75 77.51
Power (mW) 1.56 2.6(A) 0.37
3.75(D)
FOMW (pJ/conv.-step) 0.75 0.44 0.32
FOMS (dB) 147.1 158.9 161.5
Active area (mm2) N/A 3.79 0.155
3.7 Summary
A novel feed-forward multi-bit delta sigma modulator using dynamic amplifier have
been designed and fabricated in 90nm CMOS technology. The passive-adder em-
bedded SAR quantizer is proposed instead of active adder and quantizer. Full dif-
ferential integrator with ring amplifier is proposed to extend the dynamic range of
modulator for higher SNDR. The delta sigma modulator circuit is realized by dy-
namic amplifier and a dynamic comparator. For conforming the noise characteristic
of the dynamic analog components, the noise models of dynamic amplifier (ring
amplifier) and dynamic comparator are created, and these noise analysis are carried
out. Measurement results show the reliability of proposed modulator.
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Chapter 4
Improved Delta Sigma Modulator
Using Ring Amplifier
4.1 Preface
In this chapter, an improved 2nd-order feed-forward delta sigma modulator using
ring amplifier with passive adder embedded SAR quantizer will be discussed. The
improved delta sigma modulator architecture can simplify the operation phase with
guaranteed the reset time for ring amplifier and sampling time for asynchronous
SAR quantizer. Therefore, the phase requirement on delta sigma modulator is re-
laxed, the operation speed of the improved delta sigma modulator is enhanced.
4.1.1 Drawback of Proposed DSM using Ring Amplifier
In chapter 3, the implementation of 2nd-order feed-forward delta sigma modulator
using ring amplifier with passive adder embedded SAR quantizer is proposed [1].
The measurement results show the feasibility of delta sigma modulator using ring
amplifier and SAR quantizer. However, due to the reset operation of the dynamic
analog component (eg. ring amplifier) and the sampling operation of asynchronous
SAR quantizer are required in the proposed delta sigma modulator. In order to en-
sure the ring amplifier’s reset time and asynchronous SAR quantizer’s operating
time, the delta sigma modulator require 4 operation phases for performing the AD
72 Chapter 4. Improved Delta Sigma Modulator Using Ring Amplifier
conversion of 1 sample. As a result, the delta sigma modulator is complicated and
the operation speed of the delta sigma modulator is limited.
Figure 4.1 shows the block diagram of 2nd-order delta sigma modulator using SAR
quantizer and ring amplifier in chapter 3 [1]. The switched-capacitor integrator of
the delta sigma modulator is realized by the ring amplifier. Due to the input and
output of ring amplifier are shorted to recover the bias voltage on the offset capacitor
of the ring amplifier at the reset mode, the load capacitance of the integrator must
be disconnected from the output of ring amplifier at the reset mode. Oppositely, the
load capacitance of the integrator is connected to the output of the ring amplifier at
the amplification mode. Therefore, the operation of ring amplifier is different from
the conventional amplifier, it needs to operate alternately between the reset mode
and the amplification mode for realizing the amplification function. Furthermore,
because SAR quantizer is used as an internal quantizer in the delta sigma modulator,
unlike the flash ADC, SAR quantizer need to use an extra phase for the sampling
operation.
v(n)4bit
ADC
u(n)
q(n)
DAC DWA
SAR ADC
e(n)
4bit
y(n)
x2(n)x1(n)
z-1
1 z-1 1 z-1
z-1
2
realized by ring amplifier
FIGURE 4.1: Block diagram of proposed delta sigma modulator.
4.1.2 Design Considerations of DSM using Ring Amplifier
Due to the constraint of the above two factors, the clock timing design of the delta
sigma modulator using ring amplifier and SAR quantizer is much more difficult than
the delta sigma modulator using the traditional amplifier and flash ADC. Hence, the
following four factors need to be guaranteed when designing the delta sigma mod-
ulator using ring amplifier and SAR quantizer, 1) the sampling capacitor of the 2nd
integrator and one of the sampling capacitors of the SAR quantizer are connected to
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the output of the 1st integrator at the same time; 2) the sampling capacitor of the 1st
integrator and one of the sampling capacitors of the SAR quantizer are connected
to input signal at the same time; 3) the successive approximation operation of asyn-
chronous SAR quantizer also need to use an extra phase; 4) the DAC embedded in
the 1st integrator is driven by the output of the SAR quantizer, therefore, the ampli-
fication operation of the 1st integrator need to wait for the feedback signal from the
SAR quantizer output.
(a)
(c)
Φ1 Φ2 Φ3 ΦC Φ1
v(n)v(n-1)
AD䚷Conversion
Phase
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Φ3Φ2Φ1
capacitor array
Φ1
Φ2
Φ3
ΦC
(b)
FIGURE 4.2: Simplified circuit implementation of proposed delta
sigma modulator. (a) Simplified circuit schematic diagram. (b) Tim-
ing clock chart. (c) Operation mode diagram
Considering the above factors, in order to correctly implement the transfer function
V(z) = U(z) + (1 − z−1)2E(z) of the 2nd-order delta sigma modulator, the delta
sigma modulator needs to be operated in 4-phases. Figure 4.2(a) shows the simpli-
fied circuit schematic diagram of the delta sigma modulator using SAR quantizer
and ring amplifier(R-AMP) in the previous work (Chapter 3), its timing clock chart
and the operation mode diagram are shown in figure 4.2(b) and figure 4.2(c). The
delta sigma modulator is complicated and the speed of operation is limited.
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4.2 Architecture
In order to simplify the operation phase of the delta sigma modulator to improve
the speed of the delta sigma modulator, the improved delta sigma modulator archi-
tecture shown in figure 4.3 is proposed, it allows the delta sigma modulator to work
in 3-phases.
4.2.1 Structure of Improved Delta Sigma Modulator
v(n)4bit
ADC
u(n)
DAC DWA
SAR ADC
e(n)
4bit
1 y(n)
x2(n+1)x1(n)
z-1
1 z-1 1 z-1
q(n)
realized by ring amplifier
FIGURE 4.3: Block diagram of improved delta sigma modulator.
Figure 4.4(a) shows the simplified circuit schematic diagram of proposed delta sigma
modulator using SAR quantizer and ring amplifier (R-AMP) with the improved op-
eration phase, its timing clock chart and the operation mode diagram are shown
in figure 4.4(b) and figure 4.4(c). The improved delta sigma modulator only use 3-
phases for preforming one AD conversion operation, so that the speed of modulator
can be enhanced than that in the previous work.
Although, the operation timing of two kinds of delta sigma modulator (figure 4.1
and figure 4.3) are different, that the architecture of the improved delta sigma mod-
ulator (figure 4.3) still realize the 2nd-order noise shaping transfer characteristic can
be proved as the following.
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FIGURE 4.4: Simplified circuit implementation of improved delta
sigma modulator. (a) Simplified circuit schematic diagram. (b) Tim-
ing clock chart. (c) Operation mode diagram.
4.2.2 Transmission Function of Improved Delta Sigma Modulator
In figure 4.1, u(n) is the input, v(n) is the output of the delta sigma modulator. The
input signal of the internal quantizer y(n) is given as
y(n) = u(n) + 2x1(n) + x2(n) (4.1)
where x1(n) is the output signal of the 1st integrator , x2(n) is the output signal of
the 2nd integrator.
Since the output signal of the 2nd integrator obeys the following relationship
x2(n + 1) = x1(n) + x2(n) (4.2)
by combining it with equations (4.1) and (4.2) will lead to
y(n) = u(n) + x1(n) + x2(n + 1) (4.3)
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Consequently, the architecture of the delta sigma modulator can be changed as shown
in figure 4.3(a). The output signal of the delta sigma modulator is obtained as
v(n) = u(n) + q(n) + x1(n) + x2(n + 1) (4.4)
The z-domain expression of equation (4.4) can be expressed as
V(z) = U(z) + Q(z) + X1(z) + X2(z)z (4.5)
In figure 4.3, the z-domain expression of the 1st and the 2nd integrator’s outputs are
given as
X1(z) = [U(z)−V(z)] z
−1
1− z−1 (4.6)
X2(z)z =
X1(z)
1− z−1 (4.7)
Substituting equations (4.6) and (4.7) into equation (4.5), we get
V(z) = U(z) + (1− z−1)2Q(z) (4.8)
The transfer function of the improved delta sigma modulator equation (4.8) indicates
the 2nd-order noise sharp characteristic which is the same as that in figure 4.1. As a
result, the equivalence of the two kinds of delta sigma modulator architecture (figure
4.1 and figure 4.3) are confirmed. However, only 3 operation phases are required for
one AD conversion in the improved delta sigma modulator, Therefore, the operation
speed of delta sigma modulator can be enhanced.
4.3 Implementation
Figure 4.5(a) illustrates the schematic diagram of the proposed delta sigma modu-
lator using SAR quantizer and ring amplifier(R-AMP) with the simplified operation
phase in this work, its timing diagram is shown in figure 4.5(b). In the feed-forward
delta sigma modulator, the input signal to the loop filter contains only the shaped
quantization noise, so that the modulator can reduce the influence of amplifier’s
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FIGURE 4.5: Circuit implementation of proposed 2nd-order feed-
forward delta sigma modulator using ring amplifier (R-AMP) with
simplified operation phase. (a) Schematic diagram. (b) Timing chart
& operation mode.
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non-linearity for higher SNDR [2]. Moreover, the ring amplifier can realize higher
gain than traditional amplifier at low supply voltage, and the static current of the
ring amplifier is very small, so that the power consumption of the modulator can
be maintained low. An asynchronous SAR quantizer is used as a 4-bit quantizer. It
not only improve the stability of the modulator, but also relax the requirement on
the slew-rate of amplifier. The 4-bit SAR quantizer have 3 inputs terminal (VU, Vo1
and Vo2), since the SAR quantizer converts the summation of them to digital code,
the analog adder is realized by capacitor array without amplifier. Although the mis-
matches among the unit elements in a multi-bit DAC cause the harmonic distortion
in the signal band, the DWA logic circuit is applied to the delta sigma modulator to
reduce the influence of DAC nonlinearity errors [3].
4.3.1 Pseudo Differential Ring Amplifier
Figure 4.6(a) shows the pseudo differential ring amplifier with switched-capacitor
common-mode-feedback (CMFB) structure. CCs are added to the input nodes of am-
plifier to realize the amplifier input offset cancellation for the integrator [4]. Figure
4.6(b) shows the schematic of the ring amplifier’s core in the proposed delta sigma
modulator with self bias circuit. It is constructed with cascaded 3-stage inverters, so
that it is similar to a ring oscillator in the amplifier. The input of the MOSFET MP1
and MN1 is biased at Vcm when the ring amplifier forms a feedback loop. Therefore,
the MP1 and MN1 operate in the wake inversion region current during the steady
state of the amplifier with a very low static. The inverter which consist of MP1 and
MN1 behaves as a class-AB amplifier providing high DC-gain and good linearity.
Resistor ROS is inserted to the output of the 2nd stage inverter. The ROS not only
compress the drain-source voltage of the MP2 and MN2 to the boundary between the
weak and strong inversion regions for obtaining both high DC-gain and wide gain-
bandwidth product[5], but also to generate the different offset voltages to the gate of
the MP3 and MN3. During the steady state, the gate-source voltage of the both MP3
and MN3 are set at less than their threshold voltage, thus the MP3 and MN3 are cut
off, there is not static current flow though the amplifier. During transition state, one
of the two transistors MP3, MN3 is operating in the strong inversion region, while
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FIGURE 4.6: Schematic of pseudo differential ring amplifier (R-AMP).
(a) Ring amplifier (R-AMP). (b) Core of R-AMP.
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the other one is set to off state completely, so that higher slew rate can be realized.
The push-pull inverter which consist of MP3 and MN3 behaves as a class-C amplifier
and the rail-to-rail output is allowed for the ring amplifier. The setting time and
power consumption of the ring amplifier can be reduced dramatically. Moreover,
high threshold voltage MP2,3 and MN2,3 are used in the 2nd and 3rd-stage to extend
the stable offset voltage range for the amplifier.
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FIGURE 4.7: AC analysis circuit of ring amplifier. (a) Simulation cir-
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4.3. Implementation 81
In order to confirm the performance of ring amplifier, SPICE simulation of AC anal-
ysis is introduced using the circuit shown in figure 4.7(a). The SPICE simulation
result is shown in figure 4.7(b). The DC gain of ring amplifier reached to 79 dB with
55◦ phase margin and 91.8 MHz unity-gain bandwidth. Simulation parameters of
the ring amplifier are shown in table 4.1.
TABLE 4.1: AC analysis simulation parameters of R-AMP
Technology TSMC 90nm CMOS
Supply voltage 1.2V
Vo f f set 0.6V
R1 10GΩ
C1 640fF
C2 1uF
-1.2 -1 -0.8 -0.6 -0.4 -0.2 0 0.2 0.4 0.6 0.8 1 1.2
Amplitude of Output Signal [V.pp]
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FIGURE 4.8: Open-Loop-Gain of Ring Amplifier versus Amplitude of
Output Signal.
An ideally flat Open-Loop-Gain vs. output swing characteristic will result in a sim-
ple first-order gain error when the amplifier is placed in feedback, enabling high
linearity to be achieved even with a low-gain amplifier. The ring amplifier not only
has the flat Open-Loop-Gain, but also the gain is larger than that of OTA as shown
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in the figure 4.8.
4.3.2 Improved SAR quantizer with Passive Adder
Figure 4.9 shows the schematic diagram of the proposed charge redistribution asyn-
chronous SAR quantizer with passive adder. It consist of capacitor array, a dy-
namic comparator and asynchronous SAR logic circuits. Capacitors connected to
VU, Vo2, Vo1 are used for a passive-adder, and the capacitors surround by the dash
line are also used as the capacitor DAC for SAR DAC.
Figure 4.10 shows two operation modes for equivalent circuit of passive-adder. In
the sampling mode, the bottom plate of sampling capacitors are connected to input
signals of VU, Vo1 and Vo2, the top plate of sampling capacitors are connected to
Vcm as shown in figure 4.10(a), respectively. The capacitor ratio for 3 input signals is
1:1:1, then the total charge stored on the capacitors QS can be expressed as:
QS = 40Cu ×VU + 40Cu ×Vo2 + 40Cu ×Vo1 (4.9)
In the summation mode shown in figure 4.10(b), the bottom plate of sampling ca-
pacitors are connected to Vcm. The total capacitance between the input node of the
comparator and Vcm is 120Cu. The total charge QC of this summation mode on ca-
pacitors is
QC = 120Cu ×VIN(P,N) (4.10)
According to charge conservation law, we have
QC = QS. (4.11)
Then, we get that
VIN(P,N) =
QS
120Cu
=
VU +Vo2 +Vo1
3
(4.12)
Equation (4.12) means that the summation of 3 input signals can be realized by the
proposed sampling technique for capacitor array. After the analog input summation
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FIGURE 4.9: Circuit implementation of the improved charge redistri-
bution asynchronous SAR quantizer with passive adder.
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is finished, the AD conversion is carried out from MSB to LSB in the successive
approximation manner.
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FIGURE 4.10: Equivalent circuit of the improved charge redistribu-
tion SAR quantizer in the different operation. (a) Sampling mode. (b)
Summation and successive approximation mode.
Asynchronous SAR logic circuit is shown in figure 4.11(a), it generates the control
signal to drive the capacitor switches of DAC in the SAR quantizer. ΦC is enable
signal and Φ2 is reset signal for the asynchronous SAR logic circuit. S1(1) and S1(2),
S2(1) and S2(2), S3(1) and S3(2) are control signals for the DAC capacitor switches,
which are connected to reference voltages, VDD and GND. S1(0), S2(0) and S3(0)
are control signals for the DAC capacitor switches, which are connected to common
voltage, Vcm.
4.3. Implementation 85
(a)
ΦC
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
TR
VDD
Reset
CR
D3 D2 D1
C
K
_
C
o
m
p
C
K
_
R
e
g
S3(2),S3(0),S3(1),S2(2),S2(0),S2(1),S1(2),S1(0),S1(1)
delay1
D<1>
D<2>
D<3>
D<0>
4-bit
Register
CK_Reg
D<3...0>
Enable
Φ2
Start
CR
D1
D2
D3
d
e
la
y
2
CLK
(b)
ΦC
Start
CK_Comp
TR
delay2 delay1
CK_Reg
D3 D2 D1 D0DATA
FIGURE 4.11: Schematic diagram of asynchronous SAR logic. (a) Cir-
cuit implementation of asynchronous SAR logic. (b) Timing diagram
of SAR logic circuit.
86 Chapter 4. Improved Delta Sigma Modulator Using Ring Amplifier
VDD 
CLK 
CLK 
CLK 
Vdd 
Mtail1 
Mtail2
VINN
VOUTPVOUTN
VINP
FIGURE 4.12: Schematic diagram of the double-tail dynamic com-
parator used in SAR quantizer.
Figure 4.12 shows the schematic diagram of the double-tail dynamic comparator
used in SAR quantizer [6]. This topology has less stacking current and therefore
it can operate at lower supply voltages. The differential output nodes of the dy-
namic comparator are followed by a NAND gate as shown in figure 4.9. The inputs
of NAND sense the toggle of differential comparator’s output to realize the asyn-
chronous operation of the SAR quantizer. While the clock signal “CLK” of the com-
parator is High (Mtail1 and Mtail2 are off), the output nodes of comparator VOUTP and
VOUTN are reset to VDD. While the clock signal “CLK” of the comparator changes
from High to Low (Mtail1 and Mtail2 are turned on), the voltage comparison of two in-
put nodes of VINP and VINN is done, the comparison result appears at nodes of VOUTP
and VOUTN. The comparison result (signal “CR”) is saved in the D flip-flop (DFF)
of the asynchronous SAR logic circuit provisionally, then the comparator changes
to the latch mode. Because these two output nodes are bounded to the inputs of
NAND gate, while the voltage comparison is finished, NAND gate outputs a trig-
ger signal “TR” to drive the operation of the asynchronous SAR logic circuit. The
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buffer “delay1” inserted between the clock signal “TR” and one of the inputs of the
3-input OR gate that can prolong the usable DAC setting time, when the SAR quan-
tizer operates at the successive approximation mode. When the comparator makes
the decision of the last bit (D0), the signal “CK_Reg” goes high to trigger the 4-bit
register, the comparison results D3, D2, D1 (saved in the DFF previously) and the
LSB result D0 (the last signal “CR”) are transferred to 4-bit register as shown in fig-
ure 4.11(a). The buffer “delay2” is used for delaying the signal “Start” (enable signal
of asynchronous SAR logic) that can prolong the setting time of passive adder, to
guarantee the the addition result is complete settled (the charge redistribution on
capacitor array to be finished) before AD conversion. Figure 4.11(b) shows the tim-
ing diagram of asynchronous SAR logic circuit. In a conventional synchronous SAR
quantizer, the speed of the comparator clock signal is limited by the worst-case cycle
time. However, in the asynchronous SAR quantizer, the signal “TR” is generated by
NAND gate, so that the conversion steps are executed consecutively. Therefore, the
speed of the asynchronous SAR logic is faster than that of the conventional synchro-
nization SAR logic.
As mentioned above, the proposed SAR quantizer realizes not only a 4-bit quantizer
but also an analog adder with the capacitor array using a comparator, so that the
power consumption of modulator can be reduce from the conventional feed-forward
modulator using the active adder realized by amplifier. Furthermore, since SAR
quantizer is implemented by dynamic comparators and asynchronous successive
approximation logic circuits [7], it can work at high speed.
4.3.3 Multi-bit DAC and DWA Logic Circuit
A 4-bit capacitor DAC is used for the 1st integrator as shown in figure 4.5, the mis-
matches among the unit elements in a multi-bit DAC cause the harmonic distortion
in the signal band, the DWA logic circuit [8] is applied to the delta sigma modula-
tor to reduce the influence of DAC non-linearity errors. To illustrate the effect of
the DWA logic circuit, SPICE simulation comparison with the proposed modulator
is performed in 2 cases: (1) 4-bit DAC with 1% unit-capacitance mismatches while
DWA at OFF mode; (2) 4-bit DAC with 1% unit-capacitance mismatches while DWA
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FIGURE 4.13: SPICE simulated results comparison of delta sigma
modulator power spectrum at the ON/OFF mode of DWA. (a) DAC
with 1% unit capacitance mismatches while DWA OFF Mode. (b)
DAC with 1% unit capacitance mismatches while DWA ON Mode.
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at ON mode. The output spectrum for the above 2 cases are shown in figure 4.13(a)
and (b), respectively. When the unit-capacitance of DAC is variated without DWA,
the non-linearities of DAC raise the in-band noise floor, and cause the harmonic
distortion as shown in figure 4.13(a). On the other hand, while DWA technique is
applied, not only the in-band noise but also the harmonic distortion in the signal
band are noise-shaped as shown in figure 4.13(b).
4.4 Simulation
TABLE 4.2: Simulation parameters of delta sigma modulator
Technology TSMC 90nm CMOS
Supply voltage 1.2V
Input frequency 219.7kHz
Input amplitude 2Vpp
Sampling rate 60MS/s
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FIGURE 4.14: Simulated output power spectrum of improved 2nd-
order feed-forward delta sigma modulator using dynamic analog
component.
90 Chapter 4. Improved Delta Sigma Modulator Using Ring Amplifier
The propose delta sigma modulator shown in figure 4.5 is designed in TSMC 90 nm
CMOS technology. The switched-capacitor integrators are realized by ring ampli-
fier. The quantizer is a 4-bit SAR quantizer with the embedded passive adder. 4-bit
DAC on the feedback path is constructed by capacitor array. The DWA logic circuit
is designed to reduce the influence of the non-linearities which occurred by the ca-
pacitors mismatch of the multi-bit DAC[3]. SPICE simulations have been done to
confirm the functionality of the modulator and to verify the effectiveness of the pro-
posed architecture. The simulation parameters are shown in Tab. 4.2. Figure 4.14
shows the simulated spectrum result of the proposed delta sigma modulator with-
out DAC unit-capacitance mismatches. Figure 4.13(b) shows the simulated spectrum
result of the proposed modulator with 1% DAC unit-capacitance mismatches. The
peak SNDR of 95.70 dB is reached while OSR = 64 for a sinusoid input at 219.7 kHz
with -4.03 dBFS input amplitude (The thermal noise of the modulator is not included
in the SPICE simulation). The power consumption of analog part in the proposed
modulator is 1.67 mW at 1.2 V supply.
4.5 Measurement
4.5.1 Layout and Microphotogragh
The proposed delta sigma modulator was fabricated in TSMC 90 nm 1P9M CMOS
technology. Figure 4.15 shows the chip microphotograph and layout of the delta
sigma modulator. The active area of the delta sigma modulator is 0.14 mm2. Boot-
strapped switch is used at the inputs of the 1st integration and the input of the SAR
quantizer to reduce the nonlinear effect of ON-resistance [9]. All capacitors were
laid out using multiple unit-capacitor cells for accurate ratio matching of coefficients.
Unit-capacitor cells were realized by using the MIM capacitors for high density ca-
pacitance in a small chip area. Careful layout design has been done to keep the
analog part of the delta sigma modulator is symmetrically arranged. The attention
also paid to keeping the sensitive analog signals away from the noisy digital signal
paths.
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FIGURE 4.15: Chip microphotograph and layout of the prototype
modulator.
4.5.2 Measurement Results
Figure 4.16 shows the measured output power spectrum of the prototype modulator
for a 26.92 kHz sinusoid differential -4 dBFS input being sampled at 14 MS/s. The
peak SNDR = 77.93 dB is achieved for 109 kHz bandwidth (OSR = 64). The measured
SFDR is 80.60 dB. Due to the influence of the bootstrapped switch’s non-linearity,
when a full dynamic range signal is input, the 3rd-order harmonics distortion im-
poses some performance issue that is verified by the SPICE simulation. Figure 4.17
shows the measured SNR and SNDR vs. input signal level. Peak SNDR of 77.93 dB
and SNR of 84.16 dB at -1.24 dBFS and -4.37 dBFS are achieved, respectively. The
measurement results of the modulator show that linear SNDR responses up to the
full scale, and the dynamic range of 85 dB is achieved. The total power consump-
tion of this work is 720 µW. Both analog and digital circuits supply voltage are 1.2
V. The Schreier FOMSNDR is 159.7 dB. The performance of the proposed delta sigma
modulator is summarized in Table 4.3 in comparison with the previous works.
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TABLE 4.3: Performance summary and comparison with previous
works
Specification [10] [11] [12] [13] This work
Technology (nm) 180 180 180 90 90
Supply voltage (V) 5 1.8 0.7 1.1 1.1 1.2
Sampling rate (MS/s) 2.56 6.1 5 12 14
OSR 64 152.5 100 64 64
Signal BW (kHz) 20 20 25 94 109
SNDR (dB) 99.3 97.7 95 77.51 77.82 77.93
SNR (dB) 99.5 98.6 100 80.08 84.05 84.16
DR (dB) 101.3 100.5 100 84 85
Power (mW) 1.1 0.3 0.87 0.37 0.42 0.72
FOMW(pJ/conv.-step) 0.36 0.12 0.38 0.32 0.30 0.51
FOMSSNDR (dB) 171.9 175.9 169.5 161.5 162.0 159.7
FOMSDR (dB) 173.9 178.7 174.6 168.0 169.2 166.8
Active area (mm2) 0.38 0.31 2.16 0.16 0.14
FOMW = Power/(2× BW× 2(SNDR−1.76)/6.02)
FOMSSNDR = SNDR+ 10× log10(BW/Power)
FOMSDR = DR+ 10× log10(BW/Power)
4.6 Summary
A 2nd-order delta sigma modulator with simplified operation mode using ring am-
plifier and asynchronous SAR quantizer has been designed and fabricated in 90 nm
CMOS technology. Benefit from the reduction of the number of the delta sigma mod-
ulator operation mode, the speed of delta sigma modulator can be improved. More-
over, the pseudo-differential amplifier based ring amplifier is used for extending
the dynamic range of the modulator for higher SNDR, and the SAR quantizer with
the passive-adder is used to instead of quantizer and active adder. The delta sigma
modulator circuit is realized by dynamic analog component, therefore the power
consumption can be kept at low level. Measurement results show the feasibility of
the proposed delta sigma modulator.
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Chapter 5
3rd-Order Noise Coupled Delta
Sigma Modulator
5.1 Preface
This chapter discusses a 3rd-order delta sigma modulator using ring amplifier and
noise shaping SAR quantizer. The proposed noise shaping SAR quantizer can real-
ize an addition 1st-order noise shaping to enhance the performance of delta sigma
modulator.
5.1.1 Error Feedback Technique
Error feedback technique (noise coupling) also has been proposed to aggressive the
noise shaping characteristic of the delta sigma modulator [1]. Because SAR ADC
have the worthy features that can hold the quantization noise when the successive
approximation is finished, the noise coupling technique realized by SAR quantizer is
proposed in recently published papers [2, 3]. The previously reported works [1] and
[2] require the residue sampling and the active buffer circuit, that accompany the
high power consumption. Although the digital domain noise coupling techniques
can eliminate the drawbacks of analog domain noise coupling techniques, for real-
izing the re-quantization of quantization noise, a redundant 8-bit SAR ADC is used
as the 4-bit internal quantizer [3]. It dissipates quantization ability of the internal
quantizer of the delta sigma modulator (eg. the SQNR of 2nd-order delta sigma
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modulator with 8-bit internal quantizer is similar to the SQNR of 4th delta sigma
modulator with 4-bit internal quantizer).
5.1.2 Comparison of Noise Coupling Implement Method
In this work, an approach is proposed for realizing the quantization noise coupling,
without the residue sampling circuit, the active buffer circuit and the redundant SAR
quantizer. The proposed noise coupling technique is realized in the analog domain,
but it avoids the drawbacks of previous analog domain noise coupling techniques.
The proposed 3rd-order noise coupling structure delta sigma modulator with ring
amplifier using the proposed passive adder embedded quantization noise shaping
(QNS) SAR quantizer is discussed in this chapter. The proposed passive adder em-
bedded quantization noise shaping QNS SAR quantizer can feedback shaped quan-
tization noise and realize an additional 1st-order noise shaping by noise coupling
technique. Moreover, in order to achieve the maximum power-efficiency of the am-
plifier in ADC, the use of the dynamic amplifier (eg. logic inverter or ring amplifier)
instead of the operational transconductance amplifier (OTA) has been proposed and
thus results in dynamic-analog-components-based ADC [4, 5].
As a result, the 3rd-order noise coupled delta sigma modulator is realized by two
integrators with ring amplifier and the proposed QNS SAR quantizer. The SPICE
simulation results demonstrate the feasibility of the proposed delta sigma modula-
tor in 90 nm CMOS technology. Simulated SNDR of 81.05 dB is achieved while a
sinusoid -4.32 dBFS input is sampled at 100 MS/s and the bandwidth is BW = 3.125
MHz. The total power consumption in the modulator is 4.58 mW while the supply
voltage is 1.2 V.
5.2 Architecture
Figure 5.1 shows the block diagram of the proposed 3rd-order delta sigma modu-
lator. It consists of two integrators, a 5-bit QNS SAR quantizer with passive adder,
two DACs and data-weighted-averaging (DWA) logic. Two integrators are used to
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FIGURE 5.1: Block diagram of proposed 3rd-order delta sigma mod-
ulator using QNS SAR Quantizer.
realize the 2nd-order noise shaping. The 5-bit passive adder embedded QNS SAR
quantizer is used to realize analog signal summation, quantization and quantization
noise shaping. The proposed QNS SAR quantizer is used not only as an internal
quantizer, but also as a noise coupling circuit. The QNS circuit realizes the trans-
fer function of (1− z−1)/2 for quantization noise -q(n) as shown in figure 5.1. The
signal −(1− z−1)q(n)/2 is transferred to the input node of the 2nd integrator, so
that the quantization noise is re-injected to modulator for realizing an addition 1st-
order noise shaping. Therefore, the noise coupled delta sigma modulator realizes
3rd-order noise shaping function by using two integrators. Moreover, the analog
signal summation in front of SAR quantizer is realized by the passive circuit instead
of the active adder with a power hungry amplifier. Above techniques are conducted
to reduce the active area and power dissipation of the proposed delta sigma mod-
ulator. The DWA technique is also provided to the modulator for suppressing the
influence of DAC mismatch.
5.3 Implementation
Figure 5.2 illustrates the schematic diagram of the proposed 3rd-order delta sigma
modulator with two ring-amplifier-based integrators and a 5-bit QNS SAR quantizer
with passive adder. Its clock timing chart and operation mode diagram are shown
in figure 5.3(a) and figure 5.3(b), respectively. The proposed delta sigma modula-
tor is the feed-forward architecture, and the input signal to the loop filter contains
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FIGURE 5.2: Schematic diagram of proposed 3rd-order feed-forward
delta sigma modulator using ring amplifier (R-AMP) with QNS SAR
quantizer.
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FIGURE 5.3: Timing chart of proposed 3rd-order feed-forward delta
sigma modulator using ring amplifier (R-AMP) with QNS SAR quan-
tizer.
only the shaped quantization noise, so that the modulator can reduce the influence
of amplifier’s non-linearity for higher SNDR [6]. The ring amplifier for the integra-
tors can realize higher gain than the traditional amplifier at low supply voltage, and
the static current of the ring amplifier is very small, so that the power consumes of
the modulator can be maintained low. The 5-bit QNS SAR ADC is used as a multi-
bit quantizer in the modulator, not only the stability of the 3rd-order modulator is
improved, but also the requirement on the slew-rate of amplifier is relaxed. In addi-
tion, the quantizer can also feedback the signal containing the quantization noise of
−(1− z−1)q(n)/2 for realizing noise coupling. The 5-bit QNS SAR ADC has 2 in-
puts terminal (VU and Vo2), since the quantizer converts the summation of them to
digital code by passive capacitor, the analog adder with amplifier is not necessary. A
5-bit capacitive DAC (DAC1) with unit-segment-element in figure 5.2 is used for the
1st integrator. While the capacitor mismatches among the unit elements in a multi-
bit DAC cause the harmonic distortion in the signal band, the DWA logic circuit [7]
is applied to reduce the influence of DAC nonlinearity errors. Although the noise
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caused by the capacitor mismatch of DAC2 is injected into the delta sigma modula-
tor from the input of the 2nd integrator, the non-linear noise is 1st-order shaped by
the 1st integrator. Therefore, the 5-bit capacitive DAC (DAC2) in figure 5.2 for the
2nd integrator is designed as a binary-weighted-element without DWA for simplic-
ity.
5.3.1 Pseudo Differential Ring Amplifier with improved CMFB
In this work, we use the pseudo differential ring amplifier proposed in the previous
work [5, 8] to realize the integrator for achieving the maximum power-efficiency
of the amplifier in the delta sigma modulator. figure 5.4(a) shows the pseudo dif-
ferential ring amplifier. Capacitors (CC) are added to the input nodes of amplifier
to realize the amplifier input offset cancellation for the integrator. In the previous
works [5] and [8], the voltage division from the CC and the capacitors of the com-
mon mode feedback (CMFB) circuit cause the reduction of common mode rejection
ratio (CMRR). This paper proposes the modifying CMFB circuit as shown in figure
5.4(a). Because the CMFB circuit not include capacitors in series, it can directly feed-
back the common mode signal from the output terminal of the ring amplifier’s core
to the input terminal of the ring amplifier’s core for obtaining the maximum CMRR.
The core of ring amplifier is shown in figure 5.4(b). It is constructed with three stage
cascaded inverters. The input of the MOSFET MP1 and MN1 are biased at Vcm when
the ring amplifier forms a feedback loop, therefore, the MP1 and MN1 operate in the
weak inversion region during the steady state of the amplifier with a very low static
current. The inverter which consists of MP1 and MN1 behaves as a class-AB amplifier
providing high DC-gain and good linearity. The ROS can compress the drain-source
voltage of the MP2 and MN2 to the boundary between the weak and strong inver-
sion regions for obtaining both high DC-gain and wide GB [4]. In addition, it also
generates the different offset voltages to the gate of MP3 and MN3 for setting their
gate-source voltage at lower than threshold. Therefore, the push-pull inverter con-
sisting of MP3 and MN3 behaves as a class-C amplifier for reducing the setting time
of the ring amplifier dramatically.
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FIGURE 5.4: Schematic of pseudo differential R-AMP (Ring-
Amplifier). (a) R-AMP (Ring-Amplifier). (b) Core of R-AMP.
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Resistor ROS is inserted to the output of the 2nd stage inverter. MP3 and MN3 are
cut off during the steady state of the amplifier without static current, therefore, the
power consumption of the integrator based on ring amplifier can be reduced. For
two transistors MP3 and MN3, one of them is operating in the strong inversion region
while the other is completely off during transition providing high slew rate, so that
the setting time of the ring amplifier can be reduced dramatically. and the rail-to-
rail output is allowed for the ring amplifier. Because the input referred noise of SC
integrator using the ring amplifier depends on the class-AB amplifier which consist
of MP1 and MN1 mainly, , the power of the input referred noise is obtained as
GB
fs
× 4
3
kT
gm
≈ 20
3
kT
gm
(5.1)
where the ratio of the unit-gain-bandwidth(GB) and sampling frequency(fs) is set as
5 in the delta sigma modulator. the noise level of a ring-amplifier-based SC integra-
tor is better than the thermal noise of a conventional SC integrator using an OTA [4].
Moreover, high threshold voltage MP2,3 and MN2,3 are used in the 2nd, 3rd-stage to
extend the stable offset voltage range for the amplifier.
5.3.2 Passive Adder embedded QNS SAR Quantizer
Figure 5.5 shows the schematic diagram of the proposed passive adder embedded
QNS SAR quantizer. It consists of QNS circuit, capacitive DAC, a dynamic compara-
tor(figure 5.6) and asynchronous SAR logic circuits. Figure 5.7(a) and figure 5.7(b)
show the equivalent circuit of capacitor array as the passive adder at two kinds of
operation mode. Note that the QNS circuit consists of five parts of capacitors which
have the same capacitance (32Cu). In the sampling mode (Φ2), the bottom plates of
two capacitors among the QNS circuit’s capacitors (64Cu) are connected to the out-
put of the 2nd integrator(Vo2). Meanwhile, the top plates of SAR DAC’s capacitors
(64Cu) are connected to the input of the ∆ΣAD modulator (VU) as shown in figure
5.7(a). The capacitor ratio for 2 input signals is 1:1, then the total charge stored on
the capacitor Qs can be expressed as
QS = 64Cu ×VU + 64Cu ×Vo2. (5.2)
5.3. Implementation 103
C
u
C
L
K
V
D
D
(R
F
P
)
G
N
D
(R
F
N
)
S
A
R
L
o
g
ic
V
C
O
M
P
_
O
U
T
P
D
A
C
 s
w
itc
h
s
(in
v
e
rte
rs
)
 c
o
n
tro
lle
d
 b
y
 S
A
R
 L
o
g
ic
V
C
O
M
P
_
O
U
T
N
V
X
N
V
X
P
V
U
,p
V
o
2
,p
V
o
2
,n
V
U
,n
V
C
M
V
F
B
,p
V
F
B
,n
D
A
C
 s
w
itc
h
s
(in
v
e
rte
rs
)
 c
o
n
tro
lle
d
 b
y
 S
A
R
 L
o
g
ic
S
0
(0
)
S
0
(0
)
S
0
(1
)
S
0
(2
)
S
0
(3
)
S
0
(1
)
S
0
(2
)
S
0
(3
)
C
u
C
u
C
u
2
C
u
2
C
u
4
C
u
4
C
u
8
C
u
8
C
u
1
6
C
u
1
6
C
u
C
u
C
u
C
u
C
u
2
C
u
2
C
u
4
C
u
4
C
u
8
C
u
8
C
u
1
6
C
u
1
6
C
u
S
1
(0
)
S
1
(1
)
S
1
(2
)
S
1
(3
)
S
2
(0
)
S
2
(1
)
S
2
(2
)
S
2
(3
)
S
3
(0
)
S
3
(1
)
S
3
(2
)
S
3
(3
)
S
4
(0
)
S
4
(1
)
S
4
(2
)
S
4
(3
)
S
1
(1
)
S
1
(2
)
S
1
(3
)
S
1
(0
)
S
2
(0
)
S
3
(0
)
S
4
(0
)
S
2
(1
)
S
2
(2
)
S
2
(3
)
S
3
(1
)
S
3
(2
)
S
3
(3
)
S
4
(1
)
S
4
(2
)
S
4
(3
)
C
0
C
1
C
2
C
3
C
4
C
0
C
1
C
2
C
3
C
4
S
A
R
 D
A
C
(Q
N
S
)Q
u
a
n
tiz
a
tio
n
 N
o
is
e
 S
h
a
p
in
g
C
0 =
C
1 =
C
2 =
C
3 =
C
4 =
3
2
C
u
Φ
2
Φ
2
FIGURE 5.5: Circuit implementation of proposed passive adder em-
bedded QNS SAR Quantizer.
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In the summation mode (Φ1), the bottom plates of two sampled capacitors are con-
nected to the input node of comparator (VX) as shown in figure 5.7(b). Because the
total capacitance at the node VX is 128Cu, the total charge QC of this summation
mode on capacitors is
QC = 128Cu ×VX. (5.3)
According to the charge-conservation law, we have
QC = QS. (5.4)
Then, we get equation
VX =
QS
128Cu
=
VU +Vo2
2
, (5.5)
that means the summation of 2 input signals can be realized by capacitor array. After
the analog input summation is finished, the AD conversion is carried out from MSB
to LSB in the successive approximation manner.
Vdd 
CLK 
CLK 
Vdd 
VXN
VCOMP_OUTP
VCOMP_OUTN
VXP
CLK CLK 
FIGURE 5.6: Schematic diagram of the dynamic comparator used in
SAR quantizer.
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FIGURE 5.7: Equivalent circuit of the proposed QNS SAR quantizer
in the different operation. (a) Sampling mode. (b) Summation and
successive approximation mode.
When the successive approximation is finished, the voltage of comparator’s input
node VX equals to the half of negative quantization noise −q(n)/2, and the residual
voltage is stored on the two capacitors used for sampling among the 5 capacitors in
QNS circuit. Moreover, the QNS circuit not only save the residual voltage of quan-
tization noise, but also realize the transfer function (1− z−1)/2 by controlling the
switches of the QNS circuit. Figure 5.8(a) illustrates the schematic diagram of the
clock generator for the QNS circuit. S0(0) to S4(3) shown in figure 5.8(b) are control
signals for the switches of QNS circuit as shown in figure 5.8(a), it realizes the five
kinds of QNS circuit’s operation states. Figure 5.9 illustrates the equivalent circuits
of the QNS circuit in five kinds of the operation states. In the state 0, C0 and C4 are
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used for sampling during Φ2 and passive addition during Φ1. When the successive
approximation of the quantizer is finished, −q(n)/2 is stored on C0 and C4. In the
next operation period, the QNS circuit become to state 1 by rotating the capacitors
around the midpoint, C3 and C2 are used for the sampling during Φ2 and passive
addition during Φ1. C0 is connected to VFB that can realize −q(n)/2. Meanwhile,
C1 with the quantization noise of the previous period is connected to VFB which can
realize −z−1(−q(n)/2). As the result, the QNS circuit is rotated among five kinds
of state continuously, and the noise signal (1− z−1)(−q(n))/2 is outputted from the
terminal of the QNS circuit VFB. The signal VFB is connected to the input node of the
2nd integrator that realize an extra 1st-order noise shaping by our proposed noise
coupling technique. Therefore, the 3rd-order noise shaping characteristics is realized
only with two dynamic amplifiers (ring amplifier), thus the power consumption can
be kept at a low level in the proposed delta sigma modulator. Moreover, since the ca-
pacitors of the QNS circuit are used for sampling and feedback in the rotated manner
at each period, as the same as the DWA manner, the capacitors mismatch of (C0...C4)
in the QNS circuit can also be shaped.
Asynchronous SAR logic circuits [9] are used to control the capacitor DAC of 5-bit
SAR quantizer. The operation speed of the asynchronous SAR logic circuit may be
reduced at the PVT worst case. Since the required operation time of asynchronous
SAR logic circuit in our modulator can be drastically relaxed than a high speed
ADC, the speed reduction of SAR logic circuit can considered have no significant
influence on the proposed QNS SAR quantizer. Moreover, the proposed quantiza-
tion noise coupling technique is not requite using the active analog component, the
lower power consumption can be maintained.
5.3.3 Multi-bit DAC and DWA Logic Circuit
A 5-bit capacitor DAC is used for the 1st integrator as shown in figure 5.2, the mis-
matches among the unit elements in a multi-bit DAC cause the harmonic distortion
in the signal band, the data-weighted-averaging (DWA) logic circuit [7] is applied to
the delta sigma modulator to reduce the influence of DAC non-linearity errors. To
illustrate the effect of the DWA logic circuit, the Monte Carlo analysis comparison
5.3. Implementation 107
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
D
CLK
!CLR
Q
!Q
D-FF
VDD
VDD GND
Φ2
Reset
State 0 State 1 State 2 State 3 State 4
1
m
u
x
0
1
m
u
x
0
1
m
u
x
0
1
m
u
x
0
1
m
u
x
0
State 0
State 1
State 2
State 3
State 4
GNDΦ2
S0(0)S0(1)S0(2)S1(0)S1(1)S1(2)S2(0)S2(1)S2(2)S3(0)S3(1)S3(2)S4(0)S4(1)S4(2)
1
m
u
x
0
1
m
u
x
0
1
m
u
x
0
1
m
u
x
0
1
m
u
x
0
State 0
State 1
State 2
State 3
State 4
GNDΦ1
S0(3)S1(3)S2(3)S3(3)S4(3)
(a)
State 0 State 1 State 2 State 3 State 4 State 0 State 1 State 2 State 3 State 4
Φ2
Φ1
S0(0)
S0(1)
S0(2)
S0(3)
S1(0)
S1(1)
S1(2)
S1(3)
S2(0)
S2(1)
S2(2)
S2(3)
S3(0)
S3(1)
S3(2)
S3(3)
S4(0)
S4(1)
S4(2)
S4(3)
(b)
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 Results of Monte Carlo Analysis at DWA ON
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FIGURE 5.10: Monte carlo analysis results comparison of delta sigma
modulator performed by matlab with ≤1% unit-capacitance random
mismatches of DAC. (a) DWA ON. (b) DWA OFF.
with the proposed modulator is performed by MATLAB in 2 cases: (a) 4-bit DAC
with ≤1% unit-capacitance random mismatches while DWA at ON mode; (b) 4-bit
DAC with≤1% unit-capacitance random mismatches while DWA at OFF mode. An-
alyzed results of the above 2 cases are shown in figure 5.10(a) and (b), respectively.
While the unit-capacitance of DAC is variated without DWA, the non-linearities of
DAC raise the in-band noise floor, and cause the harmonic distortion, the average
SQNR of 68.16 dB is shown in figure 5.10(b). On the other hand, while DWA tech-
nique is applied, the in-band noise and the harmonic distortion in the signal band
are noise-shaped, the average SQNR reaches 92.01 dB as shown in figure 5.10(a).
5.4 Simulation
5.4.1 Noise Analysis of Integrator with Different DAC
Figure 5.11 shows two different implementation (A and B) of the first integrator with
DAC in the proposed delta sigma modulator. The input branches are different, the
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FIGURE 5.11: Circuit implementation of the first integrator with
DAC. (a) The load on the reference supply depend on the size of in-
put signal. (b) The load on the reference supply is independent on the
size of input signal.
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sampling capacitors of implementation A shown in the figure 5.11(a) are shared, op-
positely, the sampling capacitors of implementation B shown in the figure 5.11(b)
the sampling capacitor are separated from DAC capacitors. Theoretically, the imple-
mentation A has half of kT/C noise than the implementation B, since the less input
capacitance at the input branch of the first integrator with DAC.
5.4.2 Simulation with Thermal Noise
The proposed 3rd-order delta sigma modulator is designed in TSMC 90nm CMOS
technology. The proposed delta sigma modulator operates at a clock rate of 100
MHz for a 3.125 MHz BW with an OSR of 16, and power consumption 4.58 mW
under supply voltage of 1.2 V for both analog circuit part and digital circuit part.
Transistor-level SPICE simulations have been conducted to confirm the performance
of the modulator and to verify the effectiveness of the proposed architecture. The
simulated spectrum results with a -4.32 dBFS 366.21 kHz sine signal and the SNDR of
the proposed modulator are shown in figure 5.12. Figure 5.12(a) shows the simulated
spectrum result without the thermal noise and the flicker noise. When the DWA is
not applied, the only peak SNDR of 70.59 dB and SFDR of 71.74 dB are achieved.
When the DWA is applied, the SNDR and SFDR are improved to 91.64 dB and of
101.03 dB, respectively. In order to show close to the measured performance of the
delta sigma modulator as much as possible, the simulation including both thermal
noise and flicker noise calculated by the SPICE simulator according to the CMOS
process library model is performed. The maximum noise frequency parameter of the
simulator is set as the clock rate of 100 MHz, it controls the amount of energy each
noise source can emit. The minimum noise frequency parameter of the simulator is
set as 10 KHz, it establishes the lower frequency bound on flicker noise modeling
[10]. Figure 5.12(b) shows the simulated spectrum result including thermal noise
and flicker noise. When the DWA is not applied, the peak SNDR of 70.20dB and
SFDR of 71.42dB are achieved. When the DWA is applied, the SNDR and SFDR are
improved to 81.05dB and 91.00dB, respectively. Moreover, the simulated spectrum
results shown in both of figure 5.12(a) and (b) also considered the affect of ≤1%
unit-capacitance random mismatches of DAC. Figure 5.13 illustrates the percentage
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FIGURE 5.12: Simulated output spectrum with≤1% unit-capacitance
mismatches of DAC for fin ≈366.21 kHz and -4.32 dBFS input sig-
nal amplitude. (a) without thermal noise and flicker noise. (b) with
thermal noise and flicker noise.
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of power consumption for each module: the integrators about 60.3% of the total
power; the SAR quantizer about 15.9%; the QNS control circuit about 3.5%; the DWA
circuit about 3.2%; and the other digital circuit, including the SAR logic circuit, DAC
control circuit and the clock buffer about 17.1%.
Power distribution of proposed  modulator
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FIGURE 5.13: Power distribution of proposed delta sigma modulator.
The performance of the proposed delta sigma modulator is summarized in Table
5.1 in comparison with the previous works. The operation speed and the signal
band width are comparable to other works. The calculated FOMW and FOMS are
79.4 fJ/conversion-step and 169.4 dB respectively. Compared with other similar BW
work, the simulations show an better FOM. Although the influence of thermal noise,
flicker noise and cap-mismatch are considered in the simulation results of proposed
delta sigma modulator, it is not a chip’s measurement, the SNDR and FOM of the
prototype modulator should be degraded from the SPICE simulation results. How-
ever, the operation speed and the signal band width often meet the comparable value
to the SPICE simulation results.
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TABLE 5.1: Performance summary and comparison with previous
works
Specification [3]*** [2]*** [11]*** [12]*** [13]* [14]* [15]** This work
Technology(nm) 28 65 55 180 90 90 90 90
Architecture CT-4th CT-6th CT-4th DT-3rd DT-2nd DT-3rd DT-3rd DT-3rd
Supply
voltage(V)
1.1/1.2 1.8 1.2/1.8 1.2 1.2 1.2 1.2 1.2
Sampling rate
(MS/s)
320 900 140 25 60 80 60 100
OSR 16 10 32 8 15 16 16 16
Signal BW (MHz) 10 45 2.2 1.56 2 2.5 1.875 3.125
SNDR (dB) 74.4 75.3 90.4 75 56 81.97 78.8 91.64(N) 81.05(T)
Power (mW) 4.2 24.7 4.5 2.6(A) 1.56 2.53(A) 1.59(A) 3.49(A)
3.75(D) 1.64(D) 1.26(D) 1.09(D)
FOMW
(fJ/conv.-step)
49.3 57.7 37.8 442.1 756.5 81.5 95.2 23.4(N) 79.4(T)
FOMS (dB) 168.1 167.9 177.3 158.9 147.1 169.7 168.0 179.9(N) 169.4(T)
*** : Experimental results with thermal noise
** : Post-layout simulation results without thermal noise
* : Transistor-level simulation results without thermal noise
A : Analog, D : Digital, N : Without thermal noise and flicker noise, T : With thermal noise and flicker noise
FOMW = Power/(2× BW× 2(SNDR−1.76)/6.02)
FOMS = SNDR+ 10× log10(BW/Power)
5.5 Summary
A 3rd-order delta sigma modulator with noise coupling technique using passive
adder embedded quantization noise shaping (QNS) SAR quantizer has been de-
signed in 90 nm CMOS technology. Benefit from the quantization noise feedback
function of the proposed QNS SAR quantizer, an additional 1st-order noise shaping
can be realized by the noise coupling technique. The proposed noise coupling tech-
nique is not requite using the active analog component, the lower consumption can
be maintained. Furthermore, only two non-overlapped clocks are required for the
proposed delta sigma modulator, which is realized by a sample clock generator. The
delta sigma modulator circuit is realized by dynamic analog component, therefore
the power consumption can be kept at a low level. The simulation results including
both thermal noise and flicker noise show the feasibility of the proposed delta sigma
modulator.
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Chapter 6
6th-Order Quadrature Bandpass
Delta Sigma Modulator
6.1 Preface
In wireless communication systems, the digital signal processing with complex sig-
nals is widely used in the receiver circuit. High speed, high resolution, low power
consumption Analog-to-Digital Converter (ADC) is necessary in both I-channel and
Q-channel complex signal paths, respectively as shown in figure 6.1(a). Due to the
performance of the baseband receiver (low-frequency receiver) circuit using Nyquist-
rate ADC is easily affected by the DC-offset and the flicker noise (1/f noise), the
quadrature bandpass delta sigma AD modulator (QBPDSM) shown in figure 6.1(b)
is proposed [1] for reducing the influence of the DC-offset and the flicker noise.
QBPDSM can be used in the mixed-signal system-on-chip (SoC) in the fields of both
the digital radio and the gyro sensor. Several techniques have been proposed to
improve the performance and the energy efficiency of QBPDSM.
6.1.1 Image Rejection Technique
Image rejection technique is proposed [1] to reduce the influence of the mismatch of
I and Q paths. Multi-bit internal quantizer can relax the slew-rate requirement on
the amplifier to reduce the power consumption of the modulator [2]. Feed-forward
structure is used to reduce the output swing of the integrator, which can relax the
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FIGURE 6.1: Radio receiver for wireless communication systems. (a)
Baseband receiver. (b) Intermediate frequency (IF) receiver.
linearity requirements on the amplifier in the integrator, and can reduce the power
consumption of the delta sigma AD modulator [3].
6.1.2 Comparison of Complex Integrator Implement Method
For realizing the integration of the complex signal, the traditional complex integra-
tor circuit is proposed in the previous work [1]. The amplifiers used to achieve the
traditional complex integrator circuit perform twice charge transfer actions (two op-
eration phases are required) for once integration operation of complex signal, which
accompany the high power consumption and the low energy efficiency. In this work,
a novel implementation of complex integrator circuit is proposed for improving the
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energy efficiency and reducing the circuit area of QBPDSM. The dynamic ampli-
fier instead of the operational transconductance amplifier (OTA) is used to imple-
ment the complex integrator circuit for maximizing the power efficiency of the am-
plifier. The proposed complex integrator only requires once charge transfer action
for once complex integration operation, which can reduce the power consumption
of QBPDSM. Furthermore, the load capacitance of proposed complex integrator cir-
cuit is half compare with the conventional complex integrator, which can reduce the
circuit area of QBPDSM.
6.1.3 Concept of Proposed Quadrature Bandpass DSM
This chapter proposed a 6th-order QBPDSM with 2nd-order image rejection using
the dynamic-analog-components (ring-amplifier) based complex integrators and the
digital domain noise coupling (DDNC) SAR quantizer. In order to improve the per-
formance of QBPDSM, the noise coupling (NC) SAR quantizer is used for realiz-
ing high order noise shaping and image rejection. The SAR-assisted digital domain
noise coupling technique can easily realize the high order noise shaping with main-
taining the high energy efficiency, which is verified in pervious works [4]. In this
work, the digital domain noise coupling technique is applied to the implementa-
tion of the NC SAR quantizer, moreover, a passive adder is embedded in the NC
SAR quantizer to further improve the energy efficiency of the QBPDSM. Two com-
plex integrators consist of ring-amplifiers are used to realize the 2nd-order noise
shaping. The passive adder embedded DDNC SAR quantizer is used to realize the
analog adder in front of SAR quantizer, the quantization of input analog signal and
the quantization noise coupling. Besides, the quantization noise is re-quantized,
4th-order digital shaped and re-injected to the delta sigma modulator, therefore, an
additional 2nd-order noise shaping and 2nd-order image rejection is realized. SPICE
simulations including the thermal noise and the flicker noise have been done to ver-
ify the effectiveness of the proposed architecture, and to confirm the performance
of the QBPDSM. The peak SNDR of 76.30dB is achieved while OSR=8 for sinusoid
input at 8.33MHz with -3.25dBFS input amplitude.
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FIGURE 6.2: Block diagram of proposed 6th-order complex bandpass
delta sigma modulator. (a) Signal flow diagram. (b) Zero points of
noise transfer function.
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6.2 Architecture
Figure 6.2(a) shows the block diagram of the proposed QBPDSM which can realize
the transfer function of
V(z) = U(z) + (1− jz−1)4(1+ jz−1)2Q(z) (6.1)
where, V(z) is output signal, U(z) is input signal, Q(z) is quantization noise. The
signal transfer function (STF) and noise transfer function (NTF) can be represented
as
STF = 1 (6.2)
and
NTF = (1− jz−1)4(1+ jz−1)2, (6.3)
respectively. It is consists of two complex integrators, two 5-bit DDNC SAR quan-
tizers with passive adder, two DACs and a quadrature data-weighted-averaging (Q-
DWA) logic. The proposed complex integrators using ring-amplifier are used to
realize the 2nd-order noise shaping for reducing the circuit area and improving the
energy efficiency of QBPDSM. The 5-bit passive adder embedded DDNC SAR quan-
tizer is used to realize the summation of three analog input signals, quantization and
noise shaping. The DDNC SAR quantizer is used not only as an internal quantizer,
but also as a noise coupling circuit. As shown in figure 6.2(a), the quantization noise
q(n) is converted to digital code by the internal 4-bit ADC, firstly. The digitized
quantization noise q(n) is then processed by the digital filter with the transfer func-
tion of −2z−2 − z−4. The output signal of the digital filter is finally coupled with
the input signal of the DDNC SAR quantizer by the internal 6-bit DAC in the next
period, so that, the FIR filtered quantization noise (−2z−2 − z−4)q(n) is re-injected
to the QBPDSM, which realize an addition 2nd-order noise shaping and 2nd-order
image rejection. As a results, the proposed QBPDSM realizes 4th-order noise shap-
ing and 2nd-order image rejection by using two complex integrators and the DDNC
SAR quantizer as the figure 6.2(b). The zero points of proposed QBPDSM’s noise
transfer function (z1 = z2 = z3 = z4 = +j and z5 = z6 = −j) are designed at the
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signal center frequency fIR = Fs/4 and the image frequency fIM = 3Fs/4, respec-
tively. The noise caused by the mismatch of I, Q-paths in image frequency band is
attenuated, so that, the noise reflected from image frequency band to desired signal
band is suppressed, which can maintain the high SNDR for the proposed QBPDSM.
Moreover, the passive capacitor array instead of the active adder with a power hun-
gry amplifier realizes the summation of analog signals in the front of DDNC SAR
quantizer. Above techniques are conducted to improve the energy efficiency and
to reduce the area of the proposed QBPDSM. The Quadrature-DWA circuit is also
provided to the QBPDSM for suppressing the influence of DAC mismatch.
6.3 Implementation
Figure 6.3 illustrates the schematic diagram of the proposed 6th-order QBPDSM
with two ring-amplifier based complex integrators and two passive adder embed-
ded 5-bit DDNC SAR quantizers. Its clock timing chart and operation mode diagram
are shown in figure 6.4(a) and figure 6.4(b), respectively. The proposed QBPDSM
operates at 3 phases. During the phase Φ1, the 1st-integrator performs the integra-
tion operation, the 2nd-integrator performs the sampling operation while the inside
ring-amplifier is reset, and the output signals of 1st-integrator are sampled on the
capacitors of the DDNC SAR quantizer. In addition, in the phase Φ1, the digitized
quantization noise of the previous period is also digital processed by the 4th-order
FIR filter included in the DDNC SAR quantizer. During the phase Φ2, the input
signal of QBPDSM is sampled on the sampling capacitors of 1st-integrator and the
DDNC SAR quantizer meanwhile, because the active part of 1st-integrator is idle, its
power is cut off for maintaining the high energy efficiency. The 2nd-integrator per-
forms the integration operation in the phase Φ2, and the digital processed quantiza-
tion noise is coupled to the QBPDSM at the same time for achieving the additional
2nd-order noise shaping and 2nd-order image rejection. During the phase Φ3, the
1st-integrator is reset for the integration of the next period, the active part of 2nd-
integrator is idle, so that its power is cut off, when the summation of 3 input analog
signals is finished by the passive capacitor array, the DDNC SAR quantizer carry out
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FIGURE 6.3: Schematic diagram of the proposed 6th-Order Complex
Bandpass Delta Sigma AD Modulator with Image Rejection Using
Dynamic Amplifier and SAR Quantizer.
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the 9-bit AD conversion which include the 5-bit digital output signal and the 4-bit
quantization noise.
In the proposed QBPDSM, the input signal of the QBPDSM and the output signal
of 1st-integrator are fed to the DDNC SAR quantizer, which form the delta sigma
modulator with the feed-forward architecture, hence, the signal input to the loop
filter contains only the shaped quantization noise, the requirement of the slew-rate
on the ring-amplifier can be relaxed, and the effect of amplifier’s non-linearity can
be reduced for the higher SNDR [3]. The proposed complex integrator using ring-
amplifier shown in figure 6.7 can realize the complex integration by one phase, and
it does not require the extra capacitors (C3s shown in figure 6.6) for realizing the
multiplication operation of the complex constant j, which is different from the con-
ventional complex integrator. Therefore, not only the operation speed can be im-
proved, but the circuit area can also be reduced. Moreover, the ring-amplifier can
realize higher gain than the traditional amplifier at the low supply voltage, and the
static current of the ring-amplifier is very small, so that it is suitable to achieve the
QBPDSM with high energy efficiency. The 5-bit internal quantizer is realized by the
SAR quantizer with digital domain noise coupling. It not only can improve the sta-
bility of the 6th-order QBPDSM, but also relax the requirement on the slew-rate of
amplifier in the complex integrator. Furthermore, the DDNC SAR quantizer can also
couple the quantization noise of
(−2z−2 − z−4)q(n) (6.4)
shaped by digital signal process circuit for realizing an addition 2nd-order noise
shaping and 2nd-order image rejection. The summation of 3 input signals (VU, Vo1
and Vo2) is realized by reconstituting the capacitor array of the DDNC SAR quan-
tizer, thus, the analog adder with amplifier is not required. Two 5-bit capacitive
DACs with the unit element shown in figure 6.3(a) are used for the feedback of the
complex digital output signal of the QBPDSM. It is well known that the non-linearity
caused by the capacitor mismatches of multi-bit DAC appears as the harmonic dis-
tortion which affect the SNDR of the QBPDSM. The Quadrature-DWA logic circuit
[5] is used for reducing the influence of the DAC’s non-linearity.
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6.3.1 Proposed Complex Integrator Circuit
Figure 6.5(a) illustrates the block diagram of the complex integrator, it can also be
represented by the delay circuit as shown in figure 6.5(b). The schematic diagram
and the operation phase diagram of traditional complex integrator using OTA are
shown in figure 6.6(a). The input signal is sampled on the capacitor C1 during the
phase Φ1, and the charge stored on C2 is transferred to C3 at the same time. During
the phase Φ2, the summation of the charge on C1 and C3 is transferred to C2 that
achieve once complex integration operation. However, the amplifiers in the tradi-
tional complex integration circuit require to perform twice amplification actions for
realizing once complex integration. Hence, two phases are required for perform-
ing once complex integration operation, which accompany the low power efficiency
and the limited operation speed. In the traditional complex integrator using ring-
amplifier circuit, the above defects will become worse. Due to the ring-amplifier
requires the extra phase for the reset operation, four phases are required for per-
forming once complex integration operation as shown in figure 6.6(b).
For solving the above problems, in this work, a novel implementation of the complex
integrator using ring-amplifier is proposed as shown in figure 6.7(a). It is consists of
the sampling circuit and the active part with ring-amplifier. The proposed complex
integrator (C1 +C2 +C3 +C4 = 4C in figure 6.7(a)) use the fewer capacitors compare
with the traditional complex integrator ((C2× 2+C3× 2)× 2(differential circuit) =
8C in figure6.6) to achieve the integration operation of the complex signal, and only
one amplification action is required for once complex integration. Thereby, the en-
ergy efficiency can be improved and the area of circuit can be reduced. Figure 6.7(c)
shows the control signals of the active part, they are generated by the switching con-
troller circuit shown in figure 6.7(b). By controlling the switches of the active part,
the four kinds of states for the proposed complex integrator can be realized.
Figure 6.8 illustrates the equivalent circuits of complex integrator circuit in four
kinds of the operation states. In the state-1, C1, C2 and C3, C4 are connected to the I-
Path AMP and Q-Path AMP during ΦA. When the integration operation is finished,
the signals input to I-Path and Q-Path are stored on C1, C2 and C3, C4, respectively,
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FIGURE 6.7: Circuit implementation of the proposed complex inte-
grator. (a) Circuit schematic diagram. (b) Switching controller circuit.
(c) Control signals of switches.
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FIGURE 6.8: Equivalent circuits of the proposed complex integrator
in the four kinds of state.
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as the state-1 shown in figure 6.8. In the next operation period, the complex integra-
tor circuit become to state-2 by controlling the switches of active part. In the Q-Path
channel, C1 and C2 are connected to the Q-Path AMP (they are connected to the
I-Path AMP in the previous period), hence the signal input to I-Path in previous pe-
riod (they are stored on C1 and C2 now) is added with the signal input to Q-Path in
the current period. The result of summation is stored on the C1 and C2, which realize
the additive operation from I-Path to Q-Path in figure 6.5(b). In the I-Path channel,
the swapped C3 and C4 are connected to the I-Path AMP, so that the negative signal
input to Q-Path in the previous period is added with the signal input to I-Path in
the current period, the result of summation is stored on the C3 and C4 as the state-2
shown in figure 6.8, which realize the subtraction operation from Q-Path to I-Path
in figure 6.5(b). As a results, the proposed complex integration circuit can realize
the integration operation of complex signal by switching among four kinds of states
continuously. It’s different from a traditional complex integrator that only one am-
plification phase is required for achieving the complex integration operation, and the
proposed complex integrator use the fewer capacitors than the traditional complex
integrator shown in figure 6.6. Therefore, not only the high energy efficiency can
be maintained, but the speed limit of QBPDSM can also be relaxed. Moreover, the
use of the dynamic amplifier (ring-amplifier) instead of the OTA is used to achieve
the maximum power-efficiency of the amplifier in the proposed complex integrator
circuit.
6.3.2 Pseudo Differential Ring Amplifier with Energy Saving
In this work, for maximizing the energy-efficiency of the proposed QBPDSM, we use
the pseudo differential ring-amplifier to realize the complex integrator. The pseudo
differential ring-amplifier is shown in figure 6.9. Its core circuit is consist of three
inverters in series as shown in figure 6.10. Capacitors (CC) are added to the input
nodes of amplifier for saving the operation point of ring-amplifier. In the previous
works [6] and [7], the common feedback circuit (CMFB) of pseudo differential ring-
amplifier is consist of the capacitors Ccm1s and Ccm2s as shown in figure 6.9(a). Ccm1s
are used for the detection of the output common voltage, Ccm2s are used for the
6.3. Implementation 131
(a)
(b)
ΦR : Reset mode of R-AMP
ΦA : Amplification mode of R-AMP
(ΦP=Φ2,ΦR=Φ3,ΦA=Φ1,in the 1st integrator)
(ΦP=Φ3,ΦR=Φ1,ΦA=Φ2,in the 2nd integrator)
ΦP : Power off mode of R-AMP
:Reset mode of R-AMP
:Amplification mode of R-AMP
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FIGURE 6.9: Schematic of pseudo differential RAMP (Ring-
Amplifier). (a) RAMP proposed in previous work. (b) RAMP pro-
posed in this work.
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High Vth 
High Vth 
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MP3
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MP1
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ΦAdVdd Vdd 
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FIGURE 6.10: Schematic of RAMP’s core circuit.
feedback of the common voltage. Due to the CC and Ccm2 in series, the common
voltage fed to the node "X" in fount of core circuit can be represent as
VX_common =
Ccm2
Ccm2 +CC
×Vdetected_common, (6.5)
where Vdetected_common is the common voltage detected at the output of ring-amplifier.
Equation 6.5 means that the voltage division from the CC and Ccm2 causes the reduc-
tion of common mode rejection ratio (CMRR). This paper proposed the modified
CMFB circuit as shown in figure 6.9(b). Because the modified CMFB circuit does
not include the capacitors in series, it can feed directly the common mode signal de-
tected at the output port of the ring-amplifier to the input port of the core circuit for
obtaining the maximum CMRR. In the modified CMFB circuit, The detected com-
mon voltage is fed to node "X" (the input port of the core circuit), rather than is fed
to input port of the ring-amplifier (VIN and VIP) as shown in figure 6.9(b), which can
avoid that the virtual ground (input port of ring-amplifier) is affect by the common
feedback circuit as same as the previous work [8]. When the feedback loop is formed
in the input and output of ring-amplifier (eg. in amplification phase or reset phase),
the voltage at the gate of the MOSFET MP1 and MN1 turns to Vcm during the steady
state of the ring-amplifier. Thus, MP1 and MN1 operate in the weak inversion region
at this time, which can achieve the high DC-gain with a very low static current as
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FIGURE 6.11: AC analysis of RAMP (a) Simulation circuit. (b) Fre-
quency characteristics RAMP.
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same as the class-AB amplifier. The transmission gate which used as a resistor is in-
serted at the output port of the 2nd-stage inverter, it can compress the drain-source
voltages of MP2 and MN2 to the boundary between the weak and strong inversion
regions for obtaining both wide GB bandwidth and high gain [9]. Moreover, it also
establishes the different bias voltages at the gates of MP3 and MN3 to make the gate-
source voltage lower than threshold voltage during the steady state. Therefore, the
MP3 and MN3 behaves as push-pull structure which similar to a class-C amplifier for
enhancing the slew-rate. In addition, by controlling the gate voltage of the trans-
mission gate, the current of ring-amplifier’s core can be broken in the idle time to
maximize the energy efficiency of QBPDSM.
In order to confirm the performance of ring-amplifier, the SPICE simulation of AC
analysis using the circuit shown in figure 6.11(a) is introduced. In the simulation
circuit, the common feedback circuits "fbCm" and "fetchCm" are realized by Verilog-
A program for obtaining the pure gain of ring-amplifier’s core B. The simulation
results shown in figure 6.11(b) show that the ring-amplifier has DC-gain of 79 dB
with 55◦ phase margin and Unity-gain bandwidth of 91.8 MHz.
6.3.3 Noise Coupling SAR Quantizer
The block diagram and schematic diagram of the passive adder embedded noise
coupling SAR quantizer are shown in figure 6.12(a) and figure 6.12(b), respectively.
It consists of digital process circuit, capacitive DAC, a strong-ARM structure com-
parator (figure 6.13) and asynchronous SAR logic circuits. The clock timing chart
is represented in figure 6.12(c). Figure 6.14(a)∼(d) show the equivalent circuit of
the DDNC SAR quantizer at four kinds of operation mode. In the sampling & dig-
ital process mode (Φ1), the bottom plate of one capacitor among the DDNC SAR
quantizer (512C) is connected to the output of the 1st integrator (Vo1). Meanwhile,
the 4-bit digitized quantization noise is digital processed (−2z−2 − z−4) as shown
in figure 6.14(a). In the sampling & noise coupling mode (Φ2), the bottom plate of
another one capacitor among the DDNC SAR quantizer (512C) is connected to the
input of the QBPDSM (VU). The bottom plates of DDNC SAR quantizer’s capaci-
tors (512C) are connected to the output of the 2nd integrator (Vo2), the top plates
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Vdd 
CLK 
VXM
VCOMP_OP VCOMP_OM
VXP
CLK CLK CLK CLK 
FIGURE 6.13: Schematic diagram of dynamic comparator used in
SAR quantizer.
of the 6-bit LSB capacitors for 6-bit DAC are connected to the reference voltage
according to the output of the digital process circuit at the same time as shown
in figure 6.14(b). Therefore, the shaped noise quantization (−2z−2 − z−4)q(n) is
coupled to the QBPDSM that can realize an addition 2nd-order noise shaping and
2nd-order image rejection. Moreover, because the capacitor ratio for three input
signals is 1:1:1, the total charge stored on the capacitor QS can be expressed as
QS = 512C× VU + 512C× Vo1 + 512C× Vo2. In the summation mode Φ3, the top
plates of three sampled capacitors are connected to the input node of comparator
(VX) as shown in figure 6.14(c). Because the total capacitance at the node VX is 1536C,
the total charge QC of this summation mode on capacitors is QC = 1536C×VX. Ac-
cording to the charge-conservation law, we have QC = QS. Then, we get equation
VX = QS/(1536C) = (VU +Vo1 +Vo2)/3, that means the summation of three in-
put signals can be realized by capacitor array. After the analog input summation
is finished, the AD conversion is carried out from MSB to LSB in the successive ap-
proximation manner as shown in figure 6.14(d). Asynchronous SAR logic circuits are
used to control the capacitor DAC of DDNC SAR quantizer. As the result, the DDNC
SAR quantizer not only realize 5-bit quantization but also realize an addition 2nd-
order noise shaping and 2nd-order image rejection. Moreover, it is not requite using
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FIGURE 6.14: Equivalent circuits of proposed adder embedded SAR
Quantizer with noise coupling in digital domain. (a) Sampling & dig-
ital process mode. (b) Sampling & noise coupling mode. (c) Summa-
tion mode. (d) Successive approximation mode.
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the active analog component, the lower power consumption can be maintained.
6.3.4 Multi-bit DAC and Quadrature-DWA Logic
XX
-1
X
+
1
X
-2
X
+
2
X
-3
X
+
3
... ...DI+jDQ
2+j7
4+j1
6+j2
3+j5
4+j3
1+j7
5+j1
7+j3
YY
-1
Y
+
1
Y
-2
Y
+
2
Y
-3
Y
+
3
... ...
DAC1 DAC2
: I-Path : Q-Path
(a)
(b)
DI DAC1
DAC2
Quadrature
 rotation logic
Pointer1
N-elements
N-elements
CLKFS
DQ
AI
AQ
CLKFS : Frequency of sampling 
Pointer2
Data1
Data2
Swapper
CLKFS,odd
CLKFS,odd
CLKFS,even
CLKFS,even
Swapper
CLKFS,odd
CLKFS,odd
CLKFS,even
CLKFS,even
FIGURE 6.15: Quadrature DWA logic. (a) Quadrature element rota-
tion algorithm. (b) An implementation of the Q-DWA logic.
Two 5-bit capacitor DACs are used for the 1st complex integrator as shown in figure
6.3(a), the mismatches among the unit elements in a multi-bit DAC cause the har-
monic distortion in the signal band, the quadrature DWA logic circuit [5] is applied
to the QBPDSM to reduce the influence of DAC non-linearity errors. The quadrature
element rotation algorithm and an implementation of the Q-DWA logic are shown
in the figure 6.15(a) and (b), respectively.
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FIGURE 6.16: Simulated output spectrum with≤1% unit-capacitance
mismatches of DAC for single tone ( fin ≈8.33 MHz with the input
signal amplitude of -3.25 dBFS). (a) without thermal noise and flicker
noise. (b) with thermal noise and flicker noise.
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FIGURE 6.17: Simulated output spectrum with≤1% unit-capacitance
mismatches of DAC for double tone ( fin1 ≈8.19 MHz and fin2 ≈8.45
MHz with the input signal amplitude of -9.27 dBFS). (a) without ther-
mal noise and flicker noise. (b) with thermal noise and flicker noise.
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6.4 Simulation
The proposed 6th-order QBPDSM is designed in TSMC 90nm CMOS technology. It
operates at a clock rate of 33.3 MHz for a 2.083 MHz BW with an OSR of 8, and power
consumption 6.74 mW under the supply voltage of 1.2 V for both analog circuit part
and digital circuit part. Transistor-level SPICE simulations have been conducted
to confirm the performance of the QBPDSM and to verify the effectiveness of the
proposed architecture. The simulated spectrum results including single tone input
signal (8.33 MHz with the amplitude of -3.25 dBFS), double tone input signals (8.19
MHz and 8.45 MHz with the amplitude of -9.27 dBFS) and the SNDR of the proposed
QBPDSM are shown in figure 6.16 and figure 6.17. Figure 6.16(a) shows the simu-
lated spectrum results without the thermal noise and the flicker noise. When the
DWA circuit is disable, only SNDR of 24.44 dB and ENOB of 3.77 bit are achieved.
When the DWA is applied, the SNDR and ENOB are improved to 89.99 dB and of
14.66 bit, respectively. In order to show the performance which close to the real-
istic circuit as much as possible, the simulated output signal spectrum shown in
figure 6.16(b) includes the thermal noise, the flicker noise, the effect of ≤1% unit-
capacitance mismatches of DAC, and the effect of non-ideal characteristic of circuit
(eg. amplifier and comparator). The noise power and the non-ideal characteristic
of transistor are calculated by simulator according to the transistor model of CMOS
technology. In the simulation parameters, the maximum noise frequency is set as 100
MHz, it controls the bandwidth of energy which is emitted by the each noise source
in the QBPDSM circuit. The minimum noise frequency is set as 10 KHz, it is used to
establish the lower frequency bound on flicker noise modeling [10]. As shown in fig-
ure 6.16(b), When the DWA is disable, the peak SNDR of 24.38 dB and ENOB of 3.76
bit are achieved. When the DWA is applied, the SNDR and ENOB are improved to
76.30 dB and 12.38 bit, respectively. The simulated spectrum results shown in both
of figure 6.16(a) and (b) also considered the affect of ≤1% unit-capacitance random
mismatches of DAC. Moreover, figure 6.17(a) and (b) shown the simulated spectrum
results with double tone input signal, the IM3 of -117.74 dB is achieved when the
thermal noise and the flicker noise is considered, which indicate that the distortion
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TABLE 6.1: Performance summary and comparison with previous
works
Specification [11] [12] [13] [14] [15] This work
Technology(nm) 65 65 180 180 180 90
Architecture CT-4th CT-2nd CT-2nd CT-4th DT-2nd DT-6th
Supply voltage(V) 1.25 1.2 1.8 3.3 1.8 1.2
Sampling rate (MS/s) 800 160 120 264 60 33.3
OSR 16.7 16 12 15.5 30 8
Signal BW (MHz) 24 5 5 8.5 1 2.083
SNDR (dB) 58 65.9 61.2 77 65.1 89.99(N) 76.30(T)
Power (mW) 12 4.2 8.9 375 16 6.74
FOMW (pJ/conv.-step) 0.385 0.261 0.949 3.805 5.441 0.06(N) 0.303(T)
FOMS (dB) 151 157 149 151 143 174.9(N) 161.2(T)
CT : Continuous time, DT : Discrete time
N : Without thermal noise and flicker noise
T : With thermal noise and flicker noise
FOMW = Power/(2× BW× 2(SNDR−1.76)/6.02)
FOMS = SNDR+ 10× log10(BW/Power)
of proposed QBPDSM is acceptable. The performance of the QBPDSM is summa-
rized in Table 6.1 in comparison with the previous works. The calculated FOMW
and FOMS are 0.303 pJ/conversion-step and 161.2 dB respectively. Compared with
the other works which have the similar signal bandwidth, the simulation results
show that the proposed QBPDSM has an better energy efficiency (FOM). Although
the noise and the non-ideal characteristic of circuit are considered in the simulation
results, it is not the measurement the actual chip, the SNDR and FOM of the proto-
type modulator should be degraded from the SPICE simulation results. However,
the operation speed and the signal bandwidth often meet the comparable value to
the SPICE simulation results.
6.5 Summary
A 6th-order quadrature bandpass delta sigma AD modulator using dynamic am-
plifier and digital domain noise coupling SAR quantizer has been designed in 90
nm CMOS technology. A novel complex integrator circuit using ring-amplifier is
proposed to improve the energy efficiency and to reduce the area of circuit. The
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proposed complex integrator only requires one amplification operation for the com-
plex integration, so that the QBPDSM can operate at the high speed. Benefit from an
additional 2nd-order noise shaping and the 2nd-order image rejection are realized
by the digital domain noise coupling SAR quantizer, not only the bandwidth of the
QBPDSM is extended, but also the influence of I,Q-path mismatch is reduced. More-
over, the digital signal process technique is used for the process of the quantization
noise in the noise coupling SAR quantizer, the use of active analog component is not
requited, thus the high energy efficiency is maintained. The simulation results show
the feasibility of the proposed QBPDSM.
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Chapter 7
Conclusion
7.1 Conclusion
This dissertation proposes several circuit design techniques of delta sigma modu-
lator using dynamic analog components to improve the performance of the delta
sigma modulator. The effectiveness of the proposed design techniques is demon-
strate, and the details of analyses and circuit implementation are also presented.
The main contributions of this dissertation are summarized as follows:
Chapter 2 is an introduction to the theory of the delta sigma modulator. The over-
sampling technique, noise shaping technique and the basic architectures of delta
sigma modulators are discussed in this chapter. Moreover, the theoretical perfor-
mance represented by SQNR of the high order delta sigma modulator with multi-bit
internal quantizer are summarized. According to design requirements, the parame-
ters of delta sigma modulator can be derived from the calculated relational expres-
sion with respect to OSR, order and the resolution of internal quantizer, which can
help circuit designer to define the architecture of delta sigma modulator appropri-
ately.
Chapter 3 proposed a 2nd-order delta sigma modulator using dynamic analog com-
ponents for verifying the functionality of the delta signal modulator with the dy-
namic comparator and the dynamic amplifier. The proposed 2nd-order delta sigma
modulator is realized by the integrator using the ring amplifier and the passive-
adder embedded 4-bit SAR quantizer. Because the ring amplifier does not include
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FIGURE 7.1: Energy efficiency of ADC
the static bias current and the passive-adder embedded 4-bit SAR quantizer is used
as the analog signal adder which does not use the active amplifier and an 4-bit inter-
nal quantizer, the energy efficiency of the proposed 2nd-order delta sigma modula-
tor can be improved. In order to demonstrate the design techniques of the proposed
delta sigma modulator, the proof-of-concept prototype of proposed 2nd-order delta
sigma modulator using dynamic is designed and fabricated in TSMC 90nm 1P9M
CMOS technology without any option for precision capacitors and low threshold
voltage transistor. The active area of the proposed delta sigma modulator is 610µ
× 254µ. Bootstrapped switch is used at the input ports of the delta sigma modu-
lator to reduce the non-linear effect of ON-resistance. All capacitors were laid out
using multiple unit-capacitor cells for accurate ratio matching of coefficients. Unit-
capacitor cells were realized by using the MIM capacitors for high density capaci-
tance in a small chip area. Careful layout design has been done to keep the analog
part of the delta sigma modulator is symmetrically arranged. The attention is also
paid to keep the sensitive analog signals away from the noisy digital signal path.
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The peak 77.51 dB of SNDR is achieved for 94 kHz bandwidth (OSR = 64). The mea-
surement results of the modulator show that linear SNDR response up to the full
scale, and the dynamic range of 84dB is achieved. The total power consumption of
this work is 0.37 mW under the analog and digital circuits supply voltage is 1.1 V.
Schreier FOM and Walden FOM are 161.5 dB and 0.32 pJ/conversion-step, respec-
tively. Measurement results show the feasibility of the proposed circuit technique
of the delta sigma modulator and the measured SNDR is not degraded significantly
even the supply voltage is variate. For conforming the noise characteristic of the dy-
namic analog components, the noise models of dynamic amplifier (ring amplifier)
and dynamic comparator are created, and these noise analysis are carried out.
In the chapter 4, the drawback of the 2nd-order delta sigma modulator using dy-
namic analog component proposed in the chapter 3 is discussed. The cause which
the operating speed is limited is analyzed. 4 factors need to be guaranteed when
designing the delta sigma modulator using ring amplifier and SAR quantizer are
summarized. In order to improving the performance of the delta sigma modulator
using dynamic analog components, an improved 2nd-order delta sigma modulator
using dynamic analog components is proposed to simplify the operation phase. The
improved delta sigma modulator has been designed and fabricated in 90 nm CMOS
technology. Benefit from the reduction of the number of the delta sigma modula-
tor operation phase, comparing with the previous work proposed in the chapter
3, the speed and bandwidth of the delta sigma modulator with simplified opera-
tion phase are improved by 16.7% for the same performance level. Moreover, the
pseudo-differential ring amplifier without the static current is used for realizing the
integrator. Therefore, the energy efficiency of the proposed delta sigma modulator
can be kept at high level. The measured results show that the peak SNDR of 77.93 dB
and SNR of 84.16 dB at -1.24 dBFS and -4.37 dBFS are achieved, respectively, and the
feasibility of the proposed 2nd-order delta sigma modulator using dynamic analog
components.
Chapter 5 proposed a 3rd-order delta sigma modulator using ring amplifier and
noise shaping SAR quantizer. in order to enhance the performance of the delta sigma
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modulator using dynamic analog component, the quantization noise coupling real-
ized by SAR quantizer is used for increasing the order of the delta sigma modulator.
The proposed 3rd-order delta sigma modulator using noise coupling technique re-
alized by the passive adder embedded SAR quantizer has been designed in 90 nm
CMOS technology. It has 3rd-order noise shaping characteristic, although it is only a
2nd-order feed-forward architecture using two integrators. The realization of the ad-
ditional 1st-order noise shaping benefit by the quantization noise feedback function
of the proposed SAR quantizer with quantization noise coupling. Therefore, the per-
formance of delta sigma modulator is enhanced, nonetheless the extra active analog
component is not necessary, which can maintain the high energy efficiency for the
delta sigma modulator. Moreover, only two non-overlapped clocks are required in
the proposed delta sigma modulator, since the clock generator can be implemented
by the simple circuit. The proposed a 3rd-order delta sigma modulator circuit is re-
alized by dynamic analog components, thus the power consumption can be kept at
a low level. The simulation results including both thermal noise and flicker noise
show that the SNDR of 81.05 dB and SFDR of 91.00 dB are achieved, respectively,
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and the feasibility of the proposed 3rd-order delta sigma modulator using dynamic
analog components.
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FIGURE 7.3: FOMW versus CMOS Technology
Chapter 6 proposed a 6th-order quadrature bandpass delta sigma modulator with
2nd-order image rejection using dynamic amplifier and noise coupling (NC) SAR
quantizer embedded by passive adder for the applications of wireless communica-
tion systems. The 6th-order quadrature bandpass delta sigma AD modulator has
been designed in 90 nm CMOS technology. A novel complex integrator circuit using
ring amplifier is proposed to improve the energy efficiency and to reduce the area
of circuit. The proposed complex integrator only requires one amplification opera-
tion for the complex integration, so that the QBPDSM can operate at the high speed.
Benefit from an additional 2nd-order noise shaping and the 2nd-order image rejec-
tion are realized by the digital domain noise coupling SAR quantizer, not only the
bandwidth of the QBPDSM is extended, but also the influence of I,Q-path mismatch
is reduced. Moreover, the digital signal process technique is used for the process of
the quantization noise in the noise coupling SAR quantizer, the use of active analog
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component is not requited, thus the high energy efficiency is maintained. The simu-
lation results show the feasibility of the proposed a 6th-order quadrature bandpass
delta sigma modulator using dynamic analog components and the peak SNDR of
76.30 dB is achieved.
Chapter 7 described the conclusion of this dissertation. Figure 7.2 views the differ-
ence of energy efficiency between proposed delta sigma modulator using dynamic
analog components and other works proposed in 1997-2018. Figure 7.3 and figure 7.1
show the difference of figure of merit (FOM) between proposed delta sigma modula-
tor using dynamic analog components and other works proposed in 1997-2018. The
proposed 2nd-order delta sigma modulator using dynamic analog components and
its improved version have the better FOM in 90 nanometer CMOS process, despite
they do not use other advanced techniques. The proposed 3rd-order delta sigma
modulator using dynamic analog components has the best FOM in 90 nanometer
CMOS technology. In design of the 6th-order quadrature bandpass delta sigma mod-
ulator using dynamic analog components, in order to realize the high order noise
shaping and the image rejection, a mass of digital circuit using the non-advanced
90 nanometer CMOS technology is used for implementing the digital signal process
circuits, hence its energy efficiency has declined. However, the better performance
can be expected, if it is designed by the more advanced CMOS technology.
7.2 Future Work
Several design techniques for the delta sigma modulator using dynamic analog com-
ponent have been proposed in this dissertation. There are some research topics,
extended from the proposed design techniques, can be further investigated in the
future. The related topics are listed as follows:
1. The dynamic amplifier (ring amplifier) has the limited application range. Due to
the common-mode feedback circuit is only capable to keep the output common-
mode voltage from drifting due to mismatch, charge injection, etc., but it cannot
actively correct a common-mode voltage witch comes from the input port of AD
convertor. Hence it cannot be used for the architecture which requires to process
7.2. Future Work 151
the residual error signal repeatedly (eg. cyclic ADC, pipeline ADC and hybrid
ADC). To extend the application range of ring amplifier, developing a simple and
effective common-mode feedback circuit is necessary.
2. The ring amplifier is achieved base on the ring oscillator, hence it includes the
suited fundamentally to scaling in the underlying circuits. The transistor scal-
ing characteristics can be delivered favourably. The high performance operating
amplifier in nanoscale technology can be realized by the dynamic analog circuits.
The dynamic analog circuits should be able to achieve the ability to scale at the
same pace as digital performance improvements, and it is also a truly scalable am-
plifier which include the characteristics of scaled CMOS. The abilities of a tran-
sistor included by dynamic analog circuits should be exploit fully. Therefore,
in order to more fully verify scalable analog techniques, adjusting device sizes
of proposed delta sigma modulator with dynamic analog components for each
technology node is worthwhile.
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SQNR of High Order Delta Sigma
Modulator With Multi-bit
Quantizer
FIGURE A.1: SQNR of high order delta sigma modulator using 2-bit
internal quantizer
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Quantizer
FIGURE A.2: SQNR of high order delta sigma modulator using 3-bit
internal quantizer
FIGURE A.3: SQNR of high order delta sigma modulator using 4-bit
internal quantizer
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FIGURE A.4: SQNR of high order delta sigma modulator using 5-bit
internal quantizer
FIGURE A.5: SQNR of high order delta sigma modulator using 6-bit
internal quantizer
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Verilog-A implementation of ideal 20-bit SAR quantizer for noise analysis of dy-
namic comparator as following :
1 / / Ver i l ogA f o r s y u n k i _ v e r i l o g a , s y u n k i _ S A R 2 0 b i t _ f o r _ c o m p _ t e s t , v e r i l o g a
2
3 ‘ inc lude " cons tants . vams"
4 ‘ inc lude " d i s c i p l i n e s . vams"
5
6 module syunki_SAR20bit_for_comp_test (
7 CK_S , CK_C,
8 IN_P , IN_M, OUT_P,OUT_M,D,
9 COMP_CK,
10 Vcm, Vref_P , Vref_M ,
11 FB_CK , FB_OUT
12 ) ;
13
14 input CK_S , CK_C, IN_P , IN_M,Vcm, Vref_P , Vref_M , FB_CK , FB_OUT ;
15 e l e c t r i c a l CK_S , CK_C, IN_P , IN_M, Vcm, Vref_P , Vref_M , FB_CK , FB_OUT ;
16
17 output OUT_P,OUT_M,COMP_CK;
18 e l e c t r i c a l OUT_P,OUT_M,COMP_CK;
19 output [ 0 : 1 9 ] D;
20 e l e c t r i c a l [ 0 : 1 9 ] D;
21
22 parameter r e a l vth = 0 . 6 from [ 0 : i n f ) ;
23 parameter r e a l h i gh _ l e v e l = 1 . 2 from [ 0 : i n f ) ;
24 parameter r e a l low_level = 0 from [ 0 : i n f ) ;
25 parameter r e a l t r i s e = 20p from [ 0 : i n f ) ;
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26 parameter r e a l t f a l l = 20p from [ 0 : i n f ) ;
27 parameter r e a l t d e l = 0 from [ 0 : i n f ) ;
28 parameter integer bi t_n = 20 from [ 0 : i n f ) ;
29
30 genvar gi ;
31 in teger i ;
32 r e a l temp_Vref ;
33 r e a l temp_u ;
34 r e a l temp_D [ 0 : 1 9 ] ;
35 r e a l temp_OUT_D [ 0 : 1 9 ] ;
36 r e a l temp_COMP_CK ;
37
38 analog begin
39
40 @( i n i t i a l _ s t e p ) begin
41 for ( i =0 ; i <b i t_n ; i = i +1) begin
42 temp_OUT_D[ i ]= low_level ;
43 end
44 temp_COMP_CK=h i gh _ l e v e l ;
45 end
46
47 / / s ampl ing
48 @( c r o s s (V(CK_S)−vth , −1 ,1 .0 ,CK_S . p o t e n t i a l . a b s t o l ) ) begin
49 temp_u=V( IN_P , IN_M) ;
50 end
51
52 @( c r o s s (V(CK_C)−vth , 1 , 1 . 0 ,CK_C . p o t e n t i a l . a b s t o l ) ) begin
53 i =0;
54 temp_COMP_CK=low_level ;
55 end
56
57 / / s t a r t SAR c o n v e r t
58 @( c r o s s (V(FB_CK)−vth , 1 , 1 . 0 , FB_CK . p o t e n t i a l . a b s t o l ) ) begin
59
60 i f (V(CK_C) >vth ) begin
61 temp_Vref=V( Vref_P , Vref_M ) ;
62 i f (V(FB_OUT) >vth ) begin
63 temp_u=temp_u−temp_Vref∗pow(2 ,− ( i +1) ) ;
64 temp_D [ bit_n−1− i ]= h i g h _ l e v e l ;
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65 end else begin
66 temp_u=temp_u+temp_Vref∗pow(2 ,− ( i +1) ) ;
67 temp_D [ bit_n−1− i ]= low_level ;
68 end
69
70 i = i +1;
71 temp_COMP_CK=h i g h_ l e v e l ;
72
73 i f ( i ==bi t_n ) begin
74 for ( i =0 ; i <b i t_n ; i = i +1)
75 temp_OUT_D[ i ]=temp_D [ i ] ;
76 end
77
78 end else begin
79 temp_COMP_CK=h i g h_ l e v e l ;
80 end
81
82 end
83
84 / / s t o p SAR c o n v e r t when t h e 20 b i t c o n v e r s i o n i s f i n i s h e d
85 / / t h e COMP_CK i s k e p t a t h i g h _ l e v e l
86 @( c r o s s (V(FB_CK)−vth , −1 ,1 .0 ,FB_CK . p o t e n t i a l . a b s t o l ) ) begin
87 i f (V(CK_C) >vth ) begin
88 i f ( i <b i t_n )
89 temp_COMP_CK=low_level ;
90 end else begin
91 temp_COMP_CK=h i g h_ l e v e l ;
92 end
93 end
94
95 V(OUT_P) <+V(Vcm) +temp_u /2;
96 V(OUT_M) <+V(Vcm)−temp_u /2;
97
98 V(COMP_CK) <+ t r a n s i t i o n (temp_COMP_CK, tdel , t r i s e , t f a l l ) ;
99 for ( g i =0; gi <b i t_n ; g i=gi +1)
100 V(D[ gi ] ) <+ t r a n s i t i o n (temp_OUT_D[ gi ] , tde l , t r i s e , t f a l l ) ;
101
102 end
103
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104 endmodule
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Verilog-A implementation of ideal delay as following :
1 / / Ver i l ogA f o r syunki_16 , s y u n k i _ d e l a y _ f o r _ t e s t _ v e r i l o g a , v e r i l o g a
2
3 ‘ inc lude " cons tants . vams"
4 ‘ inc lude " d i s c i p l i n e s . vams"
5
6 module s y u n k i _ d e l a y _ f o r _ t e s t _ v e r i l o g a ( in , out ) ;
7 input in ;
8 output out ;
9 e l e c t r i c a l in , out ;
10
11 parameter r e a l i n i t i a l _ s t a t e = 1 . 2 ;
12 parameter r e a l vth = 0 . 6 ;
13 parameter r e a l vdd = 1 . 2 ;
14 parameter r e a l gnd = 0 ;
15 parameter r e a l t r i s e = 20p from [ 0 : i n f ) ;
16 parameter r e a l t f a l l = 20p from [ 0 : i n f ) ;
17 parameter r e a l t d e l = 0 from [ 0 : i n f ) ;
18
19 r e a l s t a t e ;
20
21 analog begin
22
23 @( i n i t i a l _ s t e p ) begin
24 s t a t e = i n i t i a l _ s t a t e ;
25 end
26
27 @ ( c r o s s (V( in ) − vth , 1 , 1 . 0 , in . p o t e n t i a l . a b s t o l ) )
28 s t a t e =vdd ;
29
30 @ ( c r o s s (V( in ) − vth , −1, 1 . 0 , in . p o t e n t i a l . a b s t o l ) )
31 s t a t e =gnd ;
32
33 V( out ) <+ t r a n s i t i o n ( s t a t e , tde l , t r i s e , t f a l l ) ;
34 end
35
36 endmodule
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Verilog-A implementation of ideal nand2 as following :
1 / / Ver i l ogA f o r syunki , s y u n k i _ n a n d 2 _ v e r i l o g a , v e r i l o g a
2
3 ‘ inc lude " cons tants . vams"
4 ‘ inc lude " d i s c i p l i n e s . vams"
5
6 module syunki_nand2_veriloga (A, B , Y) ;
7 input A, B ;
8 output Y ;
9 e l e c t r i c a l A, B , Y ;
10 parameter r e a l vth = 0 . 6 from [ 0 : i n f ) ;
11 parameter r e a l h i gh _ l e v e l = 1 . 2 from [ 0 : i n f ) ;
12 parameter r e a l low_level = 0 from [ 0 : i n f ) ;
13 parameter r e a l t r i s e = 20p from [ 0 : i n f ) ;
14 parameter r e a l t f a l l = 20p from [ 0 : i n f ) ;
15 parameter r e a l t d e l = 0 from [ 0 : i n f ) ;
16
17 r e a l temp_out ;
18
19 analog begin
20
21 i f (V(A) >vth && V( B ) >vth ) begin
22 temp_out=low_level ;
23 end else begin
24 temp_out=h i gh _ l e v e l ;
25 end
26
27 V(Y) <+ t r a n s i t i o n ( temp_out , tdel , t r i s e , t f a l l ) ;
28
29 end
30
31 endmodule
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Verilog-A implementation of fbCm as following :
1 / / Ver i l ogA f o r s y u n k i _ v e r i l o g a , s y u n k i _ f b C m _ v e r i l o g a , v e r i l o g a
2
3 ‘ inc lude " cons tants . vams"
4 ‘ inc lude " d i s c i p l i n e s . vams"
5
6 module syunki_fbCm_veriloga ( in1 , in2 , vcmin , out1 , out2 ) ;
7
8 input in1 , in2 , vcmin ;
9 e l e c t r i c a l in1 , in2 , vcmin ;
10 output out1 , out2 ;
11 e l e c t r i c a l out1 , out2 ;
12
13 analog begin
14
15 V( out1 ) <+V( vcmin ) +V( in1 , in2 ) /2;
16 V( out2 ) <+V( vcmin )−V( in1 , in2 ) /2;
17
18 end
19
20 endmodule
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Verilog-A implementation of fetchCm as following :
1 / / Ver i l ogA f o r s y u n k i _ v e r i l o g a , s y u n k i _ f e t c h C m _ v e r i l o g a , v e r i l o g a
2
3 ‘ inc lude " cons tants . vams"
4 ‘ inc lude " d i s c i p l i n e s . vams"
5
6 module syunki_fetchCm_veriloga ( in1 , in2 , out ) ;
7
8 input in1 , in2 ;
9 e l e c t r i c a l in1 , in2 ;
10 output out ;
11 e l e c t r i c a l out ;
12
13 analog begin
14
15 V( out ) <+(V( in1 ) +V( in2 ) ) /2;
16
17 end
18
19 endmodule
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Verilog-A implementation of Quadrature-DWA as following :
1
2 / / Ver i l ogA f o r s y u n k i _ v e r i l o g a , syunk i_dwa_for_bp , v e r i l o g a
3
4 ‘ inc lude " cons tants . vams"
5 ‘ inc lude " d i s c i p l i n e s . vams"
6
7 module syunki_dwa_for_bp ( I_D ,Q_D, CLK,EN, S1 , S2 , EN_CROSS) ;
8
9 input [ 0 : 4 ] I_D ;
10 e l e c t r i c a l [ 0 : 4 ] I_D ;
11 input [ 0 : 4 ] Q_D;
12 e l e c t r i c a l [ 0 : 4 ] Q_D;
13 input CLK,EN;
14 e l e c t r i c a l CLK,EN;
15
16 output [ 1 : 3 1 ] S1 ;
17 e l e c t r i c a l [ 1 : 3 1 ] S1 ;
18 output [ 1 : 3 1 ] S2 ;
19 e l e c t r i c a l [ 1 : 3 1 ] S2 ;
20
21 output EN_CROSS ;
22 e l e c t r i c a l EN_CROSS ;
23
24 parameter r e a l vth = 0 . 6 from [ 0 : i n f ) ;
25 parameter r e a l h i gh _ l e v e l = 1 . 2 from [ 0 : i n f ) ;
26 parameter r e a l low_level = 0 from [ 0 : i n f ) ;
27 parameter r e a l t r i s e = 20p from [ 0 : i n f ) ;
28 parameter r e a l t f a l l = 20p from [ 0 : i n f ) ;
29 parameter r e a l t d e l = 0 from [ 0 : i n f ) ;
30 parameter integer bi t_n = 5 ;
31
32 genvar gi ;
33 in teger i ;
34 in teger dummy;
35 in teger ptr1 , ptr2 ;
36 in teger s t a t e ;
37 in teger temp_S [ 1 : 3 1 ] ;
38 r e a l temp_in_I [ 0 : 4 ] ;
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39 r e a l temp_in_Q [ 0 : 4 ] ;
40 r e a l temp_I ;
41 r e a l temp_Q ;
42 r e a l temp_out_S1 [ 1 : 3 1 ] ;
43 r e a l temp_out_S2 [ 1 : 3 1 ] ;
44 r e a l temp_en_cross ;
45
46 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
47 / / p t r _ p r o c e s s ( s i , e i , b i t _n , p tr , wa )
48 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
49 analog function integer ptr_process ;
50
51 input s i , e i , b i t_n ;
52 in teger s i , e i , b i t_n ;
53
54 output ptr , wa ;
55 in teger ptr ;
56 in teger wa [ 1 : 3 1 ] ;
57
58 in teger mark_pn , i , s t a r t _ i n d e x , end_index ;
59
60 begin
61
62 s t a r t _ i n d e x = s i ;
63 end_index= e i ;
64
65 for ( i =1 ; i <pow( 2 , b i t_n ) ; i = i +1)
66 wa[ i ] = 0 ;
67
68 mark_pn=s t a r t _ i n d e x <=end_index ? 1 : 0 ;
69
70 / / p r o c e s s i n g o f s t a r t _ i n d e x
71 case ( 1 )
72 s t a r t _ i n d e x <1 : s t a r t _ i n d e x =pow( 2 , b i t_n )−1+s t a r t _ i n d e x ;
73 s t a r t _ i n d e x >pow( 2 , b i t_n )−1 : s t a r t _ i n d e x =s t a r t _ i n d e x −(pow( 2 , b i t_n )
−1) ;
74 endcase
75
76 / / p r o c e s s i n g o f end_ index
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77 case ( 1 )
78 end_index <1 : end_index=pow( 2 , b i t_n )−1+end_index ;
79 end_index >pow( 2 , b i t_n )−1 : end_index=end_index−(pow( 2 , b i t_n )−1) ;
80 endcase
81
82 / / g e n e r a t i n g o f w e i g h t _ a r r a y ( wa )
83 i f ( mark_pn==1) begin
84 i f ( s t a r t _ i n d e x <=end_index ) begin
85 for ( i = s t a r t _ i n d e x ; i <=end_index ; i = i +1)
86 wa[ i ] = 1 ;
87 end else begin
88 for ( i = s t a r t _ i n d e x ; i <=(pow( 2 , b i t_n )−1) ; i = i +1)
89 wa[ i ] = 1 ;
90 for ( i =1 ; i <=end_index ; i = i +1)
91 wa[ i ] = 1 ;
92 end
93 end else begin / / mark_pn=0
94 i f ( end_index <= s t a r t _ i n d e x ) begin
95 for ( i =end_index ; i <= s t a r t _ i n d e x ; i = i +1)
96 wa[ i ] = 1 ;
97 end else begin
98 for ( i =end_index ; i <=(pow( 2 , b i t_n )−1) ; i = i +1)
99 wa[ i ] = 1 ;
100 for ( i =1 ; i <= s t a r t _ i n d e x ; i = i +1)
101 wa[ i ] = 1 ;
102 end
103 end
104
105 ptr=end_index ;
106
107 end
108
109 endfunction
110 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
111
112
113 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
114 / / o p d t _ p r o c e s s ( in , out )
115 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
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116 analog function integer opdt_process ;
117
118 input in ;
119 in teger in [ 1 : 3 1 ] ;
120 output out ;
121 r e a l out [ 1 : 3 1 ] ;
122 in teger i ;
123
124 begin
125 for ( i =1 ; i <pow( 2 , b i t_n ) ; i = i +1) begin
126 out [ i ]= in [ i ]==1? h i g h_ l e v e l : low_level ;
127 end
128 end
129
130 endfunction
131 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
132
133 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
134 / / z e r o _ p r o c e s s ( out )
135 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
136 analog function integer zero_process ;
137
138 output out ;
139 in teger out [ 1 : 3 1 ] ;
140 in teger i ;
141
142 begin
143 for ( i =1 ; i <pow( 2 , b i t_n ) ; i = i +1) begin
144 out [ i ] = 0 ;
145 end
146 end
147
148 endfunction
149 / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / / /
150
151 analog begin
152
153 @( i n i t i a l _ s t e p ) begin
154 s t a t e =0;
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155 ptr1=pow( 2 , b i t_n )−1;
156 ptr2 =0;
157 end
158
159 @( c r o s s (V(CLK)−vth , 1 , 1 . 0 ,CLK. p o t e n t i a l . a b s t o l ) ) begin
160
161 temp_in_I [0 ] =V( I_D [ 0 ] ) >vth ? h i g h_ l e v e l : low_level ;
162 temp_in_I [1 ] =V( I_D [ 1 ] ) >vth ? h i g h_ l e v e l : low_level ;
163 temp_in_I [2 ] =V( I_D [ 2 ] ) >vth ? h i g h_ l e v e l : low_level ;
164 temp_in_I [3 ] =V( I_D [ 3 ] ) >vth ? h i g h_ l e v e l : low_level ;
165 temp_in_I [4 ] =V( I_D [ 4 ] ) >vth ? h i g h_ l e v e l : low_level ;
166
167 temp_I =0;
168 for ( i =0 ; i <b i t_n ; i = i +1)
169 i f ( temp_in_I [ i ] > vth )
170 temp_I=temp_I+pow( 2 , i ) ;
171
172 temp_in_Q [0 ] =V(Q_D[ 0 ] ) >vth ? h i g h_ l e v e l : low_level ;
173 temp_in_Q [1 ] =V(Q_D[ 1 ] ) >vth ? h i g h_ l e v e l : low_level ;
174 temp_in_Q [2 ] =V(Q_D[ 2 ] ) >vth ? h i g h_ l e v e l : low_level ;
175 temp_in_Q [3 ] =V(Q_D[ 3 ] ) >vth ? h i g h_ l e v e l : low_level ;
176 temp_in_Q [4 ] =V(Q_D[ 4 ] ) >vth ? h i g h_ l e v e l : low_level ;
177
178 temp_Q=0;
179 for ( i =0 ; i <b i t_n ; i = i +1)
180 i f ( temp_in_Q [ i ] > vth )
181 temp_Q=temp_Q+pow( 2 , i ) ;
182
183 i f (V(EN) >vth ) begin
184
185 case ( 1 )
186 s t a t e ==0: begin
187 / / DAC1
188 i f ( temp_I ==0)
189 dummy=zero_process ( temp_S ) ;
190 e lse
191 dummy=ptr_process ( ptr1 , ptr1−temp_I +1 , bi t_n , ptr1 , temp_S ) ;
192 dummy=opdt_process ( temp_S , temp_out_S1 ) ;
193 / / DAC2
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194 i f ( temp_Q==0)
195 dummy=zero_process ( temp_S ) ;
196 e lse
197 dummy=ptr_process ( ptr2 +1 , ptr2+temp_Q , bit_n , ptr2 , temp_S ) ;
198 dummy=opdt_process ( temp_S , temp_out_S2 ) ;
199
200 temp_en_cross=low_level ;
201 end
202 s t a t e ==1: begin
203 / / DAC1
204 i f ( temp_Q==0)
205 dummy=zero_process ( temp_S ) ;
206 e lse
207 dummy=ptr_process ( ptr1 −1, ptr1−1−temp_Q+1 , bi t_n , ptr1 , temp_S ) ;
208 dummy=opdt_process ( temp_S , temp_out_S1 ) ;
209 / / DAC2
210 i f ( temp_I ==0)
211 dummy=zero_process ( temp_S ) ;
212 e lse
213 dummy=ptr_process ( ptr2 , ptr2−temp_I +1 , bi t_n , ptr2 , temp_S ) ;
214 dummy=opdt_process ( temp_S , temp_out_S2 ) ;
215
216 temp_en_cross=h i g h_ l e v e l ;
217 end
218 s t a t e ==2: begin
219 / / DAC1
220 i f ( temp_I ==0)
221 dummy=zero_process ( temp_S ) ;
222 e lse
223 dummy=ptr_process ( ptr1 , ptr1−1+temp_I , bi t_n , ptr1 , temp_S ) ;
224 dummy=opdt_process ( temp_S , temp_out_S1 ) ;
225 / / DAC2
226 i f ( temp_Q==0)
227 dummy=zero_process ( temp_S ) ;
228 e lse
229 dummy=ptr_process ( ptr2 −1, ptr2−1−temp_Q+1 , bi t_n , ptr2 , temp_S ) ;
230 dummy=opdt_process ( temp_S , temp_out_S2 ) ;
231
232 temp_en_cross=low_level ;
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233 end
234 s t a t e ==3: begin
235 / / DAC1
236 i f ( temp_Q==0)
237 dummy=zero_process ( temp_S ) ;
238 e lse
239 dummy=ptr_process ( ptr1 +1 , ptr1+temp_Q , bit_n , ptr1 , temp_S ) ;
240 dummy=opdt_process ( temp_S , temp_out_S1 ) ;
241 / / DAC2
242 i f ( temp_I ==0)
243 dummy=zero_process ( temp_S ) ;
244 e lse
245 dummy=ptr_process ( ptr2 , ptr2−1+temp_I , bi t_n , ptr2 , temp_S ) ;
246 dummy=opdt_process ( temp_S , temp_out_S2 ) ;
247
248 temp_en_cross=h i g h_ l e v e l ;
249 end
250 endcase
251
252 s t a t e = s t a t e +1;
253 i f ( s t a t e >3)
254 s t a t e =0;
255
256 end else begin
257
258 dummy=zero_process ( temp_S ) ;
259 for ( i =1 ; i <=temp_I ; i = i +1)
260 temp_S [ i ] = 1 ;
261 dummy=opdt_process ( temp_S , temp_out_S1 ) ;
262
263 dummy=zero_process ( temp_S ) ;
264 for ( i =1 ; i <=temp_Q ; i = i +1)
265 temp_S [ i ] = 1 ;
266 dummy=opdt_process ( temp_S , temp_out_S2 ) ;
267
268 temp_en_cross=low_level ;
269
270 end
271
172 Appendix B. VerilogA Code
272 end
273
274 V(EN_CROSS) <+ t r a n s i t i o n ( temp_en_cross , tdel , t r i s e , t f a l l ) ;
275
276 for ( g i =1 ; gi <32; g i=gi +1) begin
277 V( S1 [ g i ] ) <+ t r a n s i t i o n ( temp_out_S1 [ g i ] , tde l , t r i s e , t f a l l ) ;
278 V( S2 [ g i ] ) <+ t r a n s i t i o n ( temp_out_S2 [ g i ] , tde l , t r i s e , t f a l l ) ;
279 end
280
281 end
282
283 endmodule
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